

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



### Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









**BOARD ROUTING RECOMMENDATIONS** 

### **TABLE OF CONTENTS**

1.0	SCOPE
-----	-------

#### 2.0 PC BOARD REQUIREMENTS

- 2.1 MATERIAL THICKNESS
- 2.2 LAYOUT

#### 3.0 HIGHSPEED ROUTING

- **GENERAL ROUTING EXAMPLE** 3.1
- 3.2 HIGH SPEED TRANSMISSION LINE PLANE
- 3.3 HIGH SPEED REFERENCE PLANE ANTI-PAD
- 3.4 TRACE TO PAD ATTACHMENT
- 3.5 **GROUD VIA PLACEMENT**
- 3.6 SIGNAL THROUGH-HOLE VIA STUBS
- 3.7 SKEW COMPENSATION FOR DIFFERENTIAL ROUTING
- 3.8 TRACE COMPARISON

REVISION:	<b>ECN INFORMATION:</b>	TITLE:			SHEET No.
С	EC No: <b>\$2014-1288</b> DATE: <b>2014/06/27</b>		elines for SAS/PCIe 2.85 le Surface Mount Conne		<b>1</b> of <b>10</b>
DOCUMEN	T NUMBER:	CREATED / REVISED BY:	CHECKED BY:	APPROV	/ED BY:
AS	S-78798-001	CMWONG 2014/06/27	HELVY 2014/06/30	WTCHUA 2	2014/06/30
	TEMPLATE FILENAME: SPM[SIZE_A](V.1).DOC				




### **BOARD ROUTING RECOMMENDATIONS**

#### 1.0 SCOPE

This specification covers the high-speed PCB routing recommendations of high-speed signals at primary and secondary ports for 78798 series connector. The connector is a right angle surface mount type. The pins of the connector are soldered for mechanical retention to the PC board.

**DISCLAIMER:** Molex does not guarantee the performance of the final product to match the information provided in this document. All information in this report is considered proprietary, confidential and the property of Molex. This guide is not intended as a substitute for engineering analysis.



#### 2.0 PC BOARD REQUIREMENTS

#### 2.1 MATERIAL THICKNESS

The recommended PC board thickness shall be 1.60mm. Suitable PC board material shall be glass epoxy (FR-4).

### 2.2 LAYOUT

The solder pads for the connector assembly must be precisely located to ensure proper placement and optimum performance of the connector assembly. Refer to the applicable Sales Drawing for the recommended solder pad pattern, dimensions and tolerances.


REVISION:	ECN INFORMATION:	TITLE:			SHEET No.
С	EC No: <b>\$2014-1288</b> DATE: <b>2014/06/27</b>		elines for SAS/PCIe 2.85 le Surface Mount Conne		<b>2</b> of <b>10</b>
DOCUMEN <sup>-</sup>	T NUMBER:	CREATED / REVISED BY:	CHECKED BY:	APPROV	<u>ED BY:</u>
AS	AS-78798-001 CMWONG 2014/06/27 HELVY 2014/06/30 WTCHUA 2014/0		014/06/30		
	TEMPLATE FILENAME: SPM[SIZE_A](V.1).DOC				



**BOARD ROUTING RECOMMENDATIONS** 


#### 3.0 HIGH-SPEED ROUTING

### 3.1 GENERAL ROUTING EXAMPLE (other configurations are possible)




Only high-speed signals at primary and secondary ports are shown. Showing connector footprint, 2 high-speed signal layers and 1 reference ground layer overlaid. Routing example shown for reference only.

### 1<sup>st</sup> signal layer with reference layer



### 2nd signal layer with reference layer




REVISION:	ECN INFORMATION:  EC No: \$2014-1288  DATE: 2014/06/27		elines for SAS/PCIe 2.85 le Surface Mount Conne		3 of 10
DOCUMEN <sup>*</sup>	T NUMBER:	CREATED / REVISED BY:   CHECKED BY:   APPROV			/ <u>ED BY:</u>
AS	S-78798-001	CMWONG 2014/06/27	HELVY 2014/06/30	WTCHUA 2	2014/06/30
TEMPLATE FILENAME: SPM[SIZE_A](V.1).DOC					



**BOARD ROUTING RECOMMENDATIONS** 

#### 3.2 HIGH-SPEED TRANSMISSION LINE PLANE




Only high-speed signals at primary and secondary ports are shown. Shown with connector footprint and 1 reference ground layer. Routing example shown for reference only.

REVISION:	ECN INFORMATION:	TITLE:			SHEET No.
С	EC No: <b>\$2014-1288</b>		elines for SAS/PCIe 2.85 le Surface Mount Conne		<b>4</b> of <b>10</b>
	DATE: 2014/06/27				40110
DOCUMEN <sup>-</sup>	T NUMBER:	CREATED / REVISED BY:	CHECKED BY:	<u>APPROV</u>	<u>/ED BY:</u>
AS	S-78798-001	CMWONG 2014/06/27 HELVY 2014/06/30 WTCHUA 2014/06/30			2014/06/30
TEMPLATE FILENAME: SPM[SIZE_A](V.1).DOC					




**BOARD ROUTING RECOMMENDATIONS** 

### **Detail A (Applicable to SAS Primary Port)**



#### **Detail B (Applicable to both SAS Secondary and PCIe Ports)**



Note: Trace width and via dimensions above can vary from recommendation to meet board thickness, routing and electrical requirements.


REVISION:	<b>ECN INFORMATION:</b>	TITLE:			SHEET No.
С	EC No: <b>\$2014-1288</b> DATE: <b>2014/06/27</b>		elines for SAS/PCIe 2.85 le Surface Mount Conne		<b>5</b> of <b>10</b>
DOCUMEN <sup>-</sup>	T NUMBER:	CREATED / REVISED BY:	CHECKED BY:	APPROV	<u>ED BY:</u>
AS	AS-78798-001 CMWONG 2014/06/27 HELVY 2014/06/30 WTCHUA 2014/06		2014/06/30		
TEMPLATE FILENAME: SPM[SIZE_A](V.1).DOC					



**BOARD ROUTING RECOMMENDATIONS** 

#### 3.3 HIGH-SPEED REFERENCE PLANE ANTI-PAD





Note: Anti-pad was implemented for impedance matching. Dimensions can vary from recommendation to meet electrical requirements. The anti-pad can be made larger with a broader keep-out region on non-signal ground planes to minimize parasitic capacitance.


TEMPLATE FILENAME: SPM[SIZE_A](V.1).DOC					
AS-78798-001 CMWONG 2014/06/27 HELVY 2014/06/		HELVY 2014/06/30	WTCHUA 2	2014/06/30	
DOCUMEN <sup>*</sup>	T NUMBER:	CREATED / REVISED BY:	CHECKED BY:	APPRO\	/ED BY:
	DATE: <b>2014/06/27</b>	1979			0 01 10
С	EC No: <b>S2014-1288</b>	SI Routing Guidelines for SAS/PCIe 2.85mm Height Right Angle Surface Mount Connector		<b>6</b> of <b>10</b>	
REVISION:	ECN INFORMATION:	TITLE:			SHEET No.



**BOARD ROUTING RECOMMENDATIONS** 

# 3.4 TRACE TO PAD ATTACHMENT (FOR BOTH MICROSTRIP AND STRIPLINE ROUTING)

There are several ways to connect the traces to their corresponding signal pads. Two possible methods are illustrated in Figures 1 and 2.



Connector Housing PCB

Figure 2

As seen in Figure 1, trace routed outwards from pad of connector will result in minimum pad stub while worst case pad stub occurs when trace is routed inwards as shown in Figure 2.

REVISION:	ECN INFORMATION:	TITLE:			SHEET No.
С	EC No: <b>\$2014-1288</b>		elines for SAS/PCIe 2.85 le Surface Mount Conne		<b>7</b> of <b>10</b>
DATE: 2014/06/27		1.1.9.1.7.1.9			7 01 10
DOCUMEN <sup>*</sup>	T NUMBER:	CREATED / REVISED BY: CHECKED BY: APPROVED BY:		/ED BY:	
AS	S-78798-001	CMWONG 2014/06/27 HELVY 2014/06/30 WTCHUA 2014/06/30		2014/06/30	
TEMPLATE FILENAME: SPM[SIZE_A](V.1).DOC					



**BOARD ROUTING RECOMMENDATIONS** 

### 3.5 GROUND VIA PLACEMENT






Figure 3

As seen in Figure 3, "run-away" ground vias from ground pads should follow the direction where the signal traces were attached to their corresponding signal pads.


REVISION:   ECN INFORMATION:	SI Routing Guid	elines for SAS/PCIe 2.85 le Surface Mount Conne		8 of 10
DOCUMENT NUMBER:	CREATED / REVISED BY:	CREATED / REVISED BY: CHECKED BY: APPROVE		ED BY:
AS-78798-001	CMWONG 2014/06/27	HELVY 2014/06/30	WTCHUA 2	014/06/30


TEMPLATE FILENAME: SPM[SIZE\_A](V.1).DOC



**BOARD ROUTING RECOMMENDATIONS** 


### 3.6 SIGNAL THROUGH-HOLE VIA STUBS (FOR STRIPLINE ROUTING)






Bottom Launch
Driven Via
(Preferred)

Top Launch
Stub Via
(Worst Case)





TEMPLATE FILENAME: SPM[SIZE\_A](V.1).DOC

**Standard Via Configuration** 

**Back Drill To Minimize Stub** 


Only the signal reference ground planes are shown above and only two annular rings are required for retention of the through-hole via within the printed circuit board. Non-functional annular rings should be removed for unassociated signal layers.

REVISION:	ECN INFORMATION:	TITLE:			SHEET No.
С	EC No: <b>S2014-1288</b>		elines for SAS/PCIe 2.85 le Surface Mount Conne		<b>9</b> of <b>10</b>
	DATE: <b>2014/06/27</b>	Night Angle Surface Mount Somestor			3 01 10
DOCUMEN'	T NUMBER:	CREATED / REVISED BY: CHECKED BY: APPROV		/ED BY:	
AS-78798-001		CMWONG 2014/06/27	HELVY 2014/06/30	WTCHUA 2	2014/06/30




**BOARD ROUTING RECOMMENDATIONS** 

#### 3.7 SKEW COMPENSATION FOR DIFFERENTIAL ROUTING



It is recommended that skew compensation be distributed verses grouped in one or more locations.

#### 3.8 TRACE COMPARISON



#### TRANSITION SHOULD BE SYMMETRIC

REVISION:	ECN INFORMATION:	TITLE:			SHEET No.
С	EC No: <b>\$2014-1288</b>		elines for SAS/PCIe 2.85 le Surface Mount Conne		<b>10</b> of <b>10</b>
	DATE: 2014/06/27	1979	gio curiado inicant connector		10 01 10
DOCUMEN <sup>*</sup>	T NUMBER:	CREATED / REVISED BY: CHECKED BY: APPROVED BY:			/ED BY:
AS	S-78798-001	CMWONG 2014/06/27 HELVY 2014/06/30 WTCHUA 2014/06/30			2014/06/30
TEMPLATE FILENAME: SPM[SIZE_A](V.1).DOC					