



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832



Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







THIS DRAWING IS UNPUBLISHED. RELEASED FOR PUBLICATION OCT. 2001.  
 © COPYRIGHT 2001 By - ALL RIGHTS RESERVED.

LOC	DIST	REVISIONS			
P	LTR	DESCRIPTION	DATE	DWN	APVD
J					
	G2	REVISED PER ECO-11-005033	28MAR11	RK	HMR






HOW TO MATE AND UNMATE



(APPLIED TO SHEET 1-2)

- MATERIAL ; HOUSING: HIGH TEMPERATURE THERMO PLASTIC UL94V-0  
CONTACT: COPPER ARROY  
LOCK LEVER STAINLESS STEEL  
SOLDER PEG: COPPER ARROY
- FINISH ; CONTACT AREA: GOLD FLASH ON 0.0013MIN ALL OVER NICKEL.  
SOLDERING AREA: GOLD FLASH PLT.  
SOLDER PEG: TIN PLATING.
- MECHANICAL KEY POSITION OF CONNECTOR SEE TABLE.
- TOLERANCES NON-CUMULATIVE.
- NOT TO SCALE.
- INSIDE MUST BE RESIST COAT EXCEPT SOLDER PATTERN.
- IF THE MODULE DOESN'T INSERT AND LOCK IN THE LATCH SMOOTHLY, OPEN WIDE BOTH LATCHES BY MANUAL. AND THE MODULE MUST BE INSERTED AND LOCKED IN THE LATCH.




TYPE 2	AVAILABLE	BOSSLSS	1.8V (DDR2)	17.55	2.4	2.7	200	1-1565691-4	
TYPE 2	AVAILABLE	—H—	1.8V (DDR2)	17.55	2.4	2.7	200	1565691-4	
TYPE 1	AVAILABLE	BOSSLSS	2.5V (DDR1)	18.45	1.5	1.8	200	1-1565691-1	
TYPE 1	AVAILABLE	—H—	2.5V (DDR1)	18.45	1.5	1.8	200	1565691-1	
TAB TYPE	TOOLING STATUS	REMARK	POWER SUPPLY (TYPE)	D5	D4	D3	POS	PART NO.	
THIS DRAWING IS A CONTROLLED DOCUMENT.				DWN	14JUL10		TE Connectivity NAME DDR1 & DDR2 SODIMM SOCKET 0.6mm PITCH 200POS LOW PROFILE STANDARD TYPE		
				CHK	14JUL10				
				APVD	14JUL10				
				PRODUCT SPEC	108-5701				
DIMENSIONS: MM				TOLERANCES UNLESS OTHERWISE SPECIFIED:				APPLICATION SPEC	SIZE
0 PLC ± 0.3				1 PLC ± 0.3				CAGE CODE	
2 PLC ± 0.3				3 PLC ± 0.3				DRAWING NO	
3 PLC ± 0.3				4 PLC ± 0.3				RESTRICTED TO	
ANGLES ± 3'				FINISH				A300779	
MATERIAL				WEIGHT				C-1565691	
				3.2g				SCALE	
CUSTOMER DRAWING				2:1				SHEET	
				1 OF 4				REV	
				G2					


THIS DRAWING IS UNPUBLISHED. RELEASED FOR PUBLICATION OCT ,2001.  
 © COPYRIGHT 2001 By - ALL RIGHTS RESERVED.

LOC	DIST	REVISIONS					
J		P	LTR	DESCRIPTION	DATE	DWN	APVD
		-		SEE SHEET 1	-	-	-

### REFERENCE P.C. BOARD PATTERN LAYOUT (CONNECTOR MOUNTING SIDE)



REAL SIZE (SCALE 1:1)






1.8V	17.55	2.4	2.7
2.5V	18.45	1.5	1.8
POWER SUPPLY	D5	D4	D3




THIS DRAWING IS A CONTROLLED DOCUMENT.		DWN	<b>STE</b> TE Connectivity			
DIMENSIONS: MM		CHK				
TOLERANCES UNLESS OTHERWISE SPECIFIED:		APVD	NAME			
0 PLC ±		PRODUCT SPEC	DDR1 & DDR2 SODIMM SOCKET			
1 PLC ±		APPLICATION SPEC	0.6mm PITCH 200POS			
2 PLC ±		WEIGHT	LOW PROFILE STANDARD TYPE			
3 PLC ±		CUSTOMER DRAWING	SIZE	CAGE CODE	DRAWING NO	RESTRICTED TO
4 PLC ±			A3	00779	C-1565691	-
ANGLES ±		SCALE	SHEET		REV	
FINISH		2:1	2 OF 4		G2	

THIS DRAWING IS UNPUBLISHED. RELEASED FOR PUBLICATION OCT. 2001. ALL RIGHTS RESERVED.

LOC	DIST	REVISIONS					
J		P	LTR	DESCRIPTION	DATE	DWN	APVD
		-		SEE SHEET 1	-	-	-



- (APPLIED TO SHEET 3)
1. TOLERANCES ON ALL DIMENSIONS ±0.15 UNLESS OTHERWISE SPECIFIED.
  2. P.C.BOARD THICKNESS APPLIES ACROSS TABS AND INCLUDES PLATING AND/OR METALIZATION.
  3. FINISH OF PAD : GOLD PLATING 0.00076 MIN. OVER Ni PLATING 0.002MIN.
- ⚠ NO BURR  
 ⚡ CHAMFER 0.25 MAX x 45° IF EXIST.



31.75
25.4
H

1.8V	17.55	2.4	2.7
2.5V	18.45	1.5	1.8
POWER SUPPLY	D5	D4	D3




RECOMMENDED MATING P.C.B CONFIGURATION

THIS DRAWING IS A CONTROLLED DOCUMENT.		DWN	TE Connectivity			
DIMENSIONS: MM		CHK				
TOLERANCES UNLESS OTHERWISE SPECIFIED:		APVD				
0 PLC ± 1 PLC ± 2 PLC ± 3 PLC ± 4 PLC ± ANGLES ± FINISH ±		NAME				
MATERIAL		PRODUCT SPEC	DDR1 & DDR2 SODIMM SOCKET 0.6mm PITCH 200POS LOW PROFILE STANDARD TYPE			
		APPLICATION SPEC	SIZE	CAGE CODE	DRAWING NO	RESTRICTED TO
		WEIGHT	A3	00779	C-1565691	-
		CUSTOMER DRAWING	SCALE	SHEET	REV	
			2:1	3 OF 4	G2	




THIS DRAWING IS UNPUBLISHED. RELEASED FOR PUBLICATION OCT ,2001.  
 © COPYRIGHT 2001 By - ALL RIGHTS RESERVED.


LOC	DIST	REVISIONS			
P	LTR	DESCRIPTION	DATE	DWN	APVD
J		SEE SHEET 1	-	-	-



A-A  
SCALE 2:1  
(180DEG. ROTATE)



B-B  
SCALE 2:1



1.8V (DDR2)	20EA/TRAY	1-1565691-4
1.8V (DDR2)	20EA/TRAY	1565691-4
2.5V (DDR1)	20EA/TRAY	1-1565691-1
2.5V (DDR1)	20EA/TRAY	1565691-1
POWER SUPPLY (TYPE)	QTY	P/N

- (APPLIED TO SHEET 4)
- 1 THE DIRECTION OF EACH CONNECTOR ON A TRAY IS REFERRED TO THIS DRAWING.
  - 2 GENERAL TOLERANCE: ±0.5

THIS DRAWING IS A CONTROLLED DOCUMENT.		DWN	TE Connectivity NAME DDR1 & DDR2 SODIMM SOCKET 0.6mm PITCH 200POS LOW PROFILE STANDARD TYPE				
DIMENSIONS: MM		CHK					
TOLERANCES UNLESS OTHERWISE SPECIFIED:		APVD					
0 PLC ± 0.3 1 PLC ± 0.3 2 PLC ± 0.3 3 PLC ± 0.3 4 PLC ± 0.3 ANGLES ± 3°		PRODUCT SPEC					
MATERIAL		FINISH	APPLICATION SPEC	SIZE	CAGE CODE	DRAWING NO	RESTRICTED TO
CUSTOMER DRAWING			WEIGHT	A3	00779	C-1565691	-
			SCALE	1:2	SHEET	4 OF 4	REV G2