## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## FEATURES

Ultralow power: as low as $23 \mu \mathrm{~A}$ in measurement mode and $0.1 \mu \mathrm{~A}$ in standby mode at $\mathrm{V}_{\mathrm{s}}=2.5 \mathrm{~V}$ (typical)

## Power consumption scales automatically with bandwidth

User-selectable resolution
Fixed 10-bit resolution
Full resolution, where resolution increases with $g$ range, up to 13 -bit resolution at $\pm 16 \mathrm{~g}$ (maintaining $\mathbf{4 m g} / \mathrm{LSB}$ scale factor in all $g$ ranges)
Patent pending, embedded memory management system
with FIFO technology minimizes host processor load
Single tap/double tap detection
Activity/inactivity monitoring
Free-fall detection
Supply voltage range: 2.0 V to 3.6 V
$\mathrm{I} / \mathrm{O}$ voltage range: 1.7 V to $\mathrm{V}_{\mathrm{s}}$
SPI (3- and 4-wire) and $I^{2} \mathrm{C}$ digital interfaces
Flexible interrupt modes mappable to either interrupt pin
Measurement ranges selectable via serial command
Bandwidth selectable via serial command
Wide temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ )
$10,000 \mathrm{~g}$ shock survival
Pb free/RoHS compliant


## APPLICATIONS

## Handsets

Medical instrumentation
Gaming and pointing devices
Industrial instrumentation
Personal navigation devices
Hard disk drive (HDD) protection

## GENERAL DESCRIPTION

The ADXL345 is a small, thin, ultralow power, 3-axis accelerometer with high resolution (13-bit) measurement at up to $\pm 16 \mathrm{~g}$. Digital output data is formatted as 16 -bit twos complement and is accessible through either a SPI (3- or 4-wire) or $\mathrm{I}^{2} \mathrm{C}$ digital interface.
The ADXL345 is well suited for mobile device applications. It measures the static acceleration of gravity in tilt-sensing applications, as well as dynamic acceleration resulting from motion or shock. Its high resolution ( $3.9 \mathrm{mg} / \mathrm{LSB}$ ) enables measurement of inclination changes less than $1.0^{\circ}$.
Several special sensing functions are provided. Activity and inactivity sensing detect the presence or lack of motion by comparing the acceleration on any axis with user-set thresholds. Tap sensing detects single and double taps in any direction. Freefall sensing detects if the device is falling. These functions can be mapped individually to either of two interrupt output pins. An integrated, patent pending memory management system with a 32-level first in, first out (FIFO) buffer can be used to store data to minimize host processor activity and lower overall system power consumption.
Low power modes enable intelligent motion-based power management with threshold sensing and active acceleration measurement at extremely low power dissipation.
The ADXL345 is supplied in a small, thin, $3 \mathrm{~mm} \times 5 \mathrm{~mm} \times 1 \mathrm{~mm}$, 14-lead, plastic package.


Rev. C
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. See the last page for disclaimers.

## ADXL345

## TABLE OF CONTENTS

Features ..... 1
Applications. .....  1
General Description .....  1
Functional Block Diagram ..... 1
Revision History ..... 3
Specifications ..... 4
Absolute Maximum Ratings .....  6
Thermal Resistance ..... 6
Package Information .....  6
ESD Caution ..... 6
Pin Configuration and Function Descriptions. ..... 7
Typical Performance Characteristics ..... 8
Theory of Operation ..... 13
Power Sequencing ..... 13
Power Savings ..... 14
Serial Communications ..... 15
SPI ..... 15
$I^{2} \mathrm{C}$ ..... 18
Interrupts ..... 20
FIFO ..... 21
Self-Test ..... 22
Register Map ..... 23
Register Definitions ..... 24
Applications Information ..... 28
Power Supply Decoupling ..... 28
Mechanical Considerations for Mounting ..... 28
Tap Detection ..... 28
Threshold ..... 29
Link Mode ..... 29
Sleep Mode vs. Low Power Mode. ..... 30
Offset Calibration ..... 30
Using Self-Test ..... 31
Data Formatting of Upper Data Rates ..... 32
Noise Performance ..... 33
Operation at Voltages Other Than 2.5 V ..... 33
Offset Performance at Lowest Data Rates ..... 34
Axes of Acceleration Sensitivity ..... 35
Layout and Design Recommendations ..... 36
Outline Dimensions ..... 37
Ordering Guide ..... 37

## REVISION HISTORY

5/11—Rev. B to Rev. C
Added Preventing Bus Traffic Errors Section ..... 15
Changes to Figure 37, Figure 38, Figure 39 ..... 16
Changes to Table 12 ..... 19
Changes to Using Self-Test Section. ..... 31
Changes to Axes of Acceleration Sensitivity Section ..... 35
11/10—Rev. A to Rev. B
Change to $0 g$ Offset vs. Temperature for Z-Axis Parameter, Table 1 .....  4
Changes to Figure 10 to Figure 15 .....  .9
Changes to Ordering Guide ..... 37
4/10—Rev. 0 to Rev. A
Changes to Features Section and General
Description Section .....  1
Changes to Specifications Section .....  3
Changes to Table 2 and Table 3 .....  .5
Added Package Information Section, Figure 2, and Table 4; Renumbered Sequentially .....  5
Changes to Pin 12 Description, Table 5 .....  .6
Added Typical Performance Characteristics Section ..... 7
Changes to Theory of Operation Section and Power Sequencing
Section12
Changes to Powers Savings Section, Table 7, Table 8, Auto Sleep ..... 13Mode Section, and Standby Mode Section
Changes to SPI Section ..... 14
Changes to Figure 36 to Figure 38 ..... 15
Changes to Table 9 and Table 10 ..... 16
Changes to $\mathrm{I}^{2} \mathrm{C}$ Section and Table 11 ..... 17
Changes to Table 12 ..... 18
Changes to Interrupts Section, Activity Section, Inactivity
Section, and FREE_FALL Section ..... 19
Added Table 13 ..... 19
Changes to FIFO Section ..... 20
Changes to Self-Test Section and Table 15 to Table 18 ..... 21
Added Figures 42 and Table 14 ..... 21
Changes to Table 19 ..... 22
Changes to Register 0x1D—THRESH_TAP (Read/Write)Section, Register 0x1E, Register 0x1F, Register 0x20-OFSX,OFSY, OSXZ (Read/Write) Section, Register 0x21—DUR(Read/Write) Section, Register 0x22-Latent (Read/Write)Section, and Register 0x23-Window (Read/Write) Section ... 23Changes to ACT_X Enable Bits and INACT_X Enable BitSection, Register 0x28-THRESH_FF (Read/Write) Section,Register 0x29-TIME_FF (Read/Write) Section, Asleep BitSection, and AUTO_SLEEP Bit Section24
Changes to Sleep Bit Section ..... 25
Changes to Power Supply Decoupling Section, Mechanical Considerations for Mounting Section, and Tap Detection Section ..... 27
Changes to Threshold Section. ..... 28
Changes to Sleep Mode vs. Low Power Mode Section. ..... 29
Added Offset Calibration Section ..... 29
Changes to Using Self-Test Section ..... 30
Added Data Formatting of Upper Data Rates Section, Figure 48, and Figure 49 ..... 31
Added Noise Performance Section, Figure 50 to Figure 52, and Operation at Voltages Other Than 2.5 V Section. ..... 32
Added Offset Performance at Lowest Data Rates Section and Figure 53 to Figure 55 ..... 33
6/09—Revision 0: Initial Version

## ADXL345

## SPECIFICATIONS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDI} / / \mathrm{O}}=1.8 \mathrm{~V}$, acceleration $=0 g, \mathrm{Cs}^{2}=10 \mu \mathrm{~F}$ tantalum, $\mathrm{C}_{\mathrm{l} / \mathrm{O}}=0.1 \mu \mathrm{~F}$, output data rate $(\mathrm{ODR})=800 \mathrm{~Hz}$, unless otherwise noted. All minimum and maximum specifications are guaranteed. Typical specifications are not guaranteed.
Table 1.

| Parameter | Test Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SENSOR INPUT <br> Measurement Range <br> Nonlinearity <br> Inter-Axis Alignment Error Cross-Axis Sensitivity ${ }^{2}$ | Each axis <br> User selectable <br> Percentage of full scale |  | $\begin{aligned} & \pm 2, \pm 4, \pm 8, \pm 16 \\ & \pm 0.5 \\ & \pm 0.1 \\ & \pm 1 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & g \\ & \% \\ & \text { Degrees } \\ & \% \end{aligned}$ |
| OUTPUT RESOLUTION <br> All $g$ Ranges <br> $\pm 2 g$ Range <br> $\pm 4 g$ Range <br> $\pm 8 g$ Range <br> $\pm 16 \mathrm{~g}$ Range | Each axis <br> 10-bit resolution <br> Full resolution <br> Full resolution <br> Full resolution <br> Full resolution |  | $\begin{aligned} & 10 \\ & 10 \\ & 11 \\ & 12 \\ & 13 \end{aligned}$ |  | Bits <br> Bits <br> Bits <br> Bits <br> Bits |
| SENSITIVITY <br> Sensitivity at Xout, Yout, Zout <br> Sensitivity Deviation from Ideal Scale Factor at Xout, Yout, Zout <br> Sensitivity Change Due to Temperature | Each axis <br> All $g$-ranges, full resolution <br> $\pm 2 \mathrm{~g}, 10$-bit resolution <br> $\pm 4 \mathrm{~g}, 10$-bit resolution <br> $\pm 8 \mathrm{~g}, 10$-bit resolution <br> $\pm 16 \mathrm{~g}, 10$-bit resolution <br> All $g$-ranges <br> All $g$-ranges, full resolution <br> $\pm 2 \mathrm{~g}, 10$-bit resolution <br> $\pm 4 g$, 10-bit resolution <br> $\pm 8 \mathrm{~g}, 10$-bit resolution <br> $\pm 16 \mathrm{~g}, 10$-bit resolution | $\begin{aligned} & 230 \\ & 230 \\ & 115 \\ & 57 \\ & 29 \\ & \\ & 3.5 \\ & 3.5 \\ & 7.1 \\ & 14.1 \\ & 28.6 \end{aligned}$ | $\begin{aligned} & 256 \\ & 256 \\ & 128 \\ & 64 \\ & 32 \\ & \pm 1.0 \\ & 3.9 \\ & 3.9 \\ & 7.8 \\ & 15.6 \\ & 31.2 \\ & \pm 0.01 \\ & \hline \end{aligned}$ | $\begin{aligned} & 282 \\ & 282 \\ & 141 \\ & 71 \\ & 35 \\ & \\ & 4.3 \\ & 4.3 \\ & 8.7 \\ & 17.5 \\ & 34.5 \end{aligned}$ | $\begin{aligned} & \mathrm{LSB} / \mathrm{g} \\ & \mathrm{LSB} / \mathrm{g} \\ & \mathrm{LSB} / \mathrm{g} \\ & \mathrm{LSB} / \mathrm{g} \\ & \mathrm{LSB} / \mathrm{g} \\ & \% \\ & \mathrm{mg} / \mathrm{LSB} \\ & \mathrm{mg} / \mathrm{LSB} \\ & \mathrm{mg} / \mathrm{LSB} \\ & \mathrm{mg} / \mathrm{LSB} \\ & \mathrm{mg} / \mathrm{LSB} \\ & \% /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| 0 g OFFSET <br> 0 g Output for $\mathrm{X}_{\text {out, }} \mathrm{Y}_{\text {out }}$ <br> 0 g Output for Zout <br> 0 g Output Deviation from Ideal, Xout, Yout <br> 0 g Output Deviation from Ideal, $\mathrm{Z}_{\text {out }}$ <br> 0 g Offset vs. Temperature for X-, Y-Axes <br> $0 g$ Offset vs. Temperature for Z-Axis | Each axis | $\begin{aligned} & -150 \\ & -250 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & \pm 35 \\ & \pm 40 \\ & \pm 0.4 \\ & \pm 1.2 \end{aligned}$ | $\begin{aligned} & +150 \\ & +250 \end{aligned}$ | mg <br> mg <br> mg mg $\mathrm{mg} /{ }^{\circ} \mathrm{C}$ $\mathrm{mg} /{ }^{\circ} \mathrm{C}$ |
| NOISE X-, Y-Axes Z-Axis | ODR $=100 \mathrm{~Hz}$ for $\pm 2 \mathrm{~g}, 10$-bit resolution or all $g$-ranges, full resolution ODR $=100 \mathrm{~Hz}$ for $\pm 2 \mathrm{~g}, 10$-bit resolution or all $g$-ranges, full resolution |  | $\begin{aligned} & 0.75 \\ & 1.1 \end{aligned}$ |  | $\begin{aligned} & \text { LSB rms } \\ & \text { LSB rms } \end{aligned}$ |
| OUTPUT DATA RATE AND BANDWIDTH Output Data Rate (ODR) ${ }^{3,4,5}$ | User selectable | 0.1 |  | 3200 | Hz |
| SELF-TEST ${ }^{6}$ <br> Output Change in X-Axis <br> Output Change in Y-Axis <br> Output Change in Z-Axis |  | $\begin{aligned} & 0.20 \\ & -2.10 \\ & 0.30 \end{aligned}$ |  | $\begin{aligned} & 2.10 \\ & -0.20 \\ & 3.40 \end{aligned}$ | $\begin{aligned} & g \\ & g \\ & g \end{aligned}$ |
| POWER SUPPLY <br> Operating Voltage Range ( $\mathrm{V}_{\mathrm{s}}$ ) Interface Voltage Range (VDD/o) Supply Current <br> Standby Mode Leakage Current Turn-On and Wake-Up Time ${ }^{7}$ | $\begin{aligned} & \mathrm{ODR} \geq 100 \mathrm{~Hz} \\ & \mathrm{ODR}<10 \mathrm{~Hz} \\ & \mathrm{ODR}=3200 \mathrm{~Hz} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 1.8 \\ & 140 \\ & 30 \\ & 0.1 \\ & 1.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.6 \\ & \mathrm{~V}_{\mathrm{s}} \end{aligned}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> ms |


| Parameter | Test Conditions | Min | Typ $^{1}$ | Max |
| :--- | :--- | :--- | :---: | :---: |
| Unit <br> EMPERATURE <br> Operating Temperature Range | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| WEIGHT <br> Device Weight |  | 30 |  |  |

${ }^{1}$ The typical specifications shown are for at least $68 \%$ of the population of parts and are based on the worst case of mean $\pm 1 \sigma$, except for 0 g output and sensitivity, which represents the target value. For $0 g$ offset and sensitivity, the deviation from the ideal describes the worst case of mean $\pm 1 \sigma$.
${ }^{2}$ Cross-axis sensitivity is defined as coupling between any two axes.
${ }^{3}$ Bandwidth is the -3 dB frequency and is half the output data rate, bandwidth = ODR/2.
${ }^{4}$ The output format for the 3200 Hz and 1600 Hz ODRs is different than the output format for the remaining ODRs. This difference is described in the Data Formatting of Upper Data Rates section.
${ }^{5}$ Output data rates below 6.25 Hz exhibit additional offset shift with increased temperature, depending on selected output data rate. Refer to the Offset Performance at Lowest Data Rates section for details.
${ }^{6}$ Self-test change is defined as the output $(g)$ when the SELF_TEST bit $=1$ (in the DATA_FORMAT register, Address 0x31) minus the output ( $g$ ) when the SELF_TEST bit = 0 . Due to device filtering, the output reaches its final value after $4 \times \tau$ when enabling or disabling self-test, where $\tau=1 /($ data rate). The part must be in normal power operation (LOW_POWER bit $=0$ in the BW_RATE register, Address $0 \times 2$ C) for self-test to operate correctly
${ }^{7}$ Turn-on and wake-up times are determined by the user-defined bandwidth. At a 100 Hz data rate, the turn-on and wake-up times are each approximately 11.1 ms. For other data rates, the turn-on and wake-up times are each approximately $\tau+1.1$ in milliseconds, where $\tau=1$ (data rate).

## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| Acceleration |  |
| $\quad$ Any Axis, Unpowered | $10,000 \mathrm{~g}$ |
| $\quad$ Any Axis, Powered | $10,000 \mathrm{~g}$ |
| $\mathrm{~V}_{\mathrm{S}}$ | -0.3 V to +3.9 V |
| $\mathrm{~V}_{\mathrm{DD} \text { I/ }}$ | -0.3 V to +3.9 V |
| Digital Pins | -0.3 V to $\mathrm{VDD} / \mathrm{O}+0.3 \mathrm{~V}$ or 3.9 V, |
|  | whichever is less |
| All Other Pins | -0.3 V to +3.9 V |
| Output Short-Circuit Duration | Indefinite |
| $\quad$ (Any Pin to Ground) |  |
| Temperature Range |  |
| $\quad$ Powered | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| $\quad$ Storage | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

Table 3. Package Characteristics

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\boldsymbol{\theta}_{\mathrm{sc}}$ | Device Weight |
| :--- | :--- | :--- | :--- |
| 14-Terminal LGA | $150^{\circ} \mathrm{C} / \mathrm{W}$ | $85^{\circ} \mathrm{C} / \mathrm{W}$ | 30 mg |

## PACKAGE INFORMATION

The information in Figure 2 and Table 4 provide details about the package branding for the ADXL345. For a complete listing of product availability, see the Ordering Guide section.


Figure 2. Product Information on Package (Top View)

Table 4. Package Branding Information

| Branding Key | Field Description |
| :--- | :--- |
| 345 B | Part identifier for ADXL345 |
| $\#$ | RoHS-compliant designation |
| yww | Date code |
| vvvv | Factory lot code |
| CNTY | Country of origin |

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration (Top View)

Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | VDDI/O | Digital Interface Supply Voltage. |
| 2 | GND | This pin must be connected to ground. |
| 3 | RESERVED | Reserved. This pin must be connected to $\mathrm{V}_{s}$ or left open. |
| 4 | GND | This pin must be connected to ground. |
| 5 | GND | This pin must be connected to ground. |
| 6 | $\mathrm{V}_{\mathrm{s}}$ | Supply Voltage. |
| 7 | $\overline{C S}$ | Chip Select. |
| 8 | INT1 | Interrupt 1 Output. |
| 9 | INT2 | Interrupt 2 Output. |
| 10 | NC | Not Internally Connected. |
| 11 | RESERVED | Reserved. This pin must be connected to ground or left open. |
| 12 | SDO/ALT ADDRESS | Serial Data Output (SPI 4-Wire)/Alternate $I^{2} \mathrm{C}$ Address Select ( $1^{2} \mathrm{C}$ ). |
| 13 | SDA/SDI/SDIO | Serial Data ( $\left.1^{2} \mathrm{C}\right) /$ Serial Data Input (SPI 4-Wire)/Serial Data Input and Output (SPI 3-Wire). |
| 14 | SCL/SCLK | Serial Communications Clock. SCL is the clock for ${ }^{2} \mathrm{C}$, and SCLK is the clock for SPI. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. X -Axis Zero g Offset at $25^{\circ} \mathrm{C}, V_{s}=2.5 \mathrm{~V}$


Figure 5. $Y$-Axis Zero g Offset at $25^{\circ} \mathrm{C}, V_{s}=2.5 \mathrm{~V}$


Figure 6. Z-Axis Zero g Offset at $25^{\circ} \mathrm{C}, V_{s}=2.5 \mathrm{~V}$


Figure 7. X-Axis Zero g Offset at $25^{\circ} \mathrm{C}, V_{S}=3.3 \mathrm{~V}$


Figure 8. $Y$-Axis Zero g Offset at $25^{\circ} \mathrm{C}, V_{S}=3.3 \mathrm{~V}$


Figure 9. Z-Axis Zero g Offset at $25^{\circ} \mathrm{C}, V_{S}=3.3 \mathrm{~V}$


Figure 10. $X$-Axis Zero g Offset Temperature Coefficient, $V_{s}=2.5 \mathrm{~V}$


Figure 11. $Y$-Axis Zero g Offset Temperature Coefficient, $V_{s}=2.5 \mathrm{~V}$


Figure 12. Z-Axis Zero g Offset Temperature Coefficient, $V_{s}=2.5 \mathrm{~V}$


Figure 13. X -Axis Zero g Offset vs. TemperatureEight Parts Soldered to $P C B, V_{s}=2.5 \mathrm{~V}$


Figure 14. $Y$-Axis Zero g Offset vs. TemperatureEight Parts Soldered to $P C B, V_{s}=2.5 \mathrm{~V}$


Figure 15. Z-Axis Zero g Offset vs. TemperatureEight Parts Soldered to $P C B, V_{S}=2.5 \mathrm{~V}$

## ADXL345



Figure 16. X-Axis Sensitivity at $25^{\circ} \mathrm{C}, \mathrm{V}_{S}=2.5 \mathrm{~V}$, Full Resolution


Figure 17. $Y$-Axis Sensitivity at $25^{\circ} \mathrm{C}, \mathrm{V}_{S}=2.5 \mathrm{~V}$, Full Resolution


Figure 18. Z-Axis Sensitivity at $25^{\circ} \mathrm{C}, \mathrm{V}_{s}=2.5 \mathrm{~V}$, Full Resolution


Figure 19. $X$-Axis Sensitivity Temperature Coefficient, $V_{s}=2.5 \mathrm{~V}$


Figure 20. $Y$-Axis Sensitivity Temperature Coefficient, $V_{s}=2.5 \mathrm{~V}$


Figure 21. Z-Axis Sensitivity Temperature Coefficient, $V_{s}=2.5 \mathrm{~V}$


Figure 22. X-Axis Sensitivity vs. TemperatureEight Parts Soldered to PCB, Vs=2.5 V, Full Resolution


Figure 23. $Y$-Axis Sensitivity vs. TemperatureEight Parts Soldered to PCB, Vs = 2.5 V, Full Resolution


Figure 24. Z-Axis Sensitivity vs. TemperatureEight Parts Soldered to $P C B, V_{s}=2.5 \mathrm{~V}$, Full Resolution


Figure 25. X-Axis Sensitivity vs. TemperatureEight Parts Soldered to PCB, $V_{s}=3.3$ V, Full Resolution


Figure 26. $Y$-Axis Sensitivity vs. TemperatureEight Parts Soldered to PCB, Vs $=3.3$ V, Full Resolution


Figure 27. Z-Axis Sensitivity vs. TemperatureEight Parts Soldered to $P C B, V_{s}=3.3 \mathrm{~V}$, Full Resolution

## ADXL345



Figure 28. $X$-Axis Self-Test Response at $25^{\circ} \mathrm{C}, V_{S}=2.5 \mathrm{~V}$


Figure 29. $Y$-Axis Self-Test Response at $25^{\circ} \mathrm{C}, V_{s}=2.5 \mathrm{~V}$


Figure 30. Z-Axis Self-Test Response at $25^{\circ} \mathrm{C}, V_{S}=2.5 \mathrm{~V}$


Figure 31. Current Consumption at $25^{\circ} \mathrm{C}, 100 \mathrm{~Hz}$ Output Data Rate, $\mathrm{V}_{s}=2.5 \mathrm{~V}$


Figure 32. Current Consumption vs. Output Data Rate at $25^{\circ} \mathrm{C}-10$ Parts, $V_{s}=2.5 \mathrm{~V}$


Figure 33. Supply Current vs. Supply Voltage, Vs at $25^{\circ} \mathrm{C}$

## THEORY OF OPERATION

The ADXL345 is a complete 3 -axis acceleration measurement system with a selectable measurement range of $\pm 2 \mathrm{~g}, \pm 4 \mathrm{~g}, \pm 8 \mathrm{~g}$, or $\pm 16 \mathrm{~g}$. It measures both dynamic acceleration resulting from motion or shock and static acceleration, such as gravity, that allows the device to be used as a tilt sensor.
The sensor is a polysilicon surface-micromachined structure built on top of a silicon wafer. Polysilicon springs suspend the structure over the surface of the wafer and provide a resistance against forces due to applied acceleration.

Deflection of the structure is measured using differential capacitors that consist of independent fixed plates and plates attached to the moving mass. Acceleration deflects the proof mass and unbalances the differential capacitor, resulting in a sensor output whose amplitude is proportional to acceleration. Phase-sensitive demodulation is used to determine the magnitude and polarity of the acceleration.

## POWER SEQUENCING

Power can be applied to $\mathrm{V}_{\mathrm{S}}$ or $\mathrm{V}_{\mathrm{DDI} / /}$ in any sequence without damaging the ADXL345. All possible power-on modes are summarized in Table 6. The interface voltage level is set with the interface supply voltage, $\mathrm{V}_{\mathrm{DD} \text { I/o, which must be present to }}$ ensure that the ADXL345 does not create a conflict on the communication bus. For single-supply operation, $\mathrm{V}_{\mathrm{DDII}}$ can be the same as the main supply, $\mathrm{V}_{\mathrm{s}}$. In a dual-supply application, however, $\mathrm{V}_{\mathrm{DD} \text { I/O }}$ can differ from $\mathrm{V}_{\mathrm{S}}$ to accommodate the desired interface voltage, as long as $\mathrm{V}_{\mathrm{S}}$ is greater than or equal to $\mathrm{V}_{\mathrm{DD} / / 0}$.
After $V_{s}$ is applied, the device enters standby mode, where power consumption is minimized and the device waits for $\mathrm{V}_{\mathrm{DDI} / / 0}$ to be applied and for the command to enter measurement mode to be received. (This command can be initiated by setting the measure bit (Bit D3) in the POWER_CTL register (Address 0x2D).) In addition, while the device is in standby mode, any register can be written to or read from to configure the part. It is recommended to configure the device in standby mode and then to enable measurement mode. Clearing the measure bit returns the device to the standby mode.

Table 6. Power Sequencing

| Condition | $\mathbf{V}_{\mathbf{s}}$ | $\mathbf{V}_{\mathrm{DD} I /}$ | Description |
| :--- | :--- | :--- | :--- |
| Power Off | Off | Off | The device is completely off, but there is a potential for a communication bus conflict. <br> Bus Disabled |
| On | Off | The device is on in standby mode, but communication is unavailable and creates a conflict on <br> the communication bus. The duration of this state should be minimized during power-up to <br> prevent a conflict. |  |
| Bus Enabled <br> Standby or Measurement | Off | On | On |
| No functions are available, but the device does not create a conflict on the communication bus. |  |  |  |
| At power-up, the device is in standby mode, awaiting a command to enter measurement |  |  |  |
| mode, and all sensor functions are off. After the device is instructed to enter measurement |  |  |  |
| mode, all sensor functions are available. |  |  |  |

## ADXL345

## POWER SAVINGS

## Power Modes

The ADXL345 automatically modulates its power consumption in proportion to its output data rate, as outlined in Table 7. If additional power savings is desired, a lower power mode is available. In this mode, the internal sampling rate is reduced, allowing for power savings in the 12.5 Hz to 400 Hz data rate range at the expense of slightly greater noise. To enter low power mode, set the LOW_POWER bit (Bit 4) in the BW_RATE register (Address $0 \times 2 \mathrm{C}$ ). The current consumption in low power mode is shown in Table 8 for cases where there is an advantage to using low power mode. Use of low power mode for a data rate not shown in Table 8 does not provide any advantage over the same data rate in normal power mode. Therefore, it is recommended that only data rates shown in Table 8 are used in low power mode. The current consumption values shown in Table 7 and Table 8 are for a $\mathrm{V}_{\mathrm{s}}$ of 2.5 V .

Table 7. Typical Current Consumption vs. Data Rate $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} / / \mathrm{O}}=1.8 \mathrm{~V}\right)$

| Output Data <br> Rate $(\mathbf{H z})$ | Bandwidth $(\mathbf{H z})$ | Rate Code | $\mathbf{I}_{\mathrm{DD}}(\boldsymbol{\mu A})$ |
| :--- | :--- | :--- | :--- |
| 3200 | 1600 | 1111 | 140 |
| 1600 | 800 | 1110 | 90 |
| 800 | 400 | 1101 | 140 |
| 400 | 200 | 1100 | 140 |
| 200 | 100 | 1011 | 140 |
| 100 | 50 | 1010 | 140 |
| 50 | 25 | 1001 | 90 |
| 25 | 12.5 | 1000 | 60 |
| 12.5 | 6.25 | 0111 | 50 |
| 6.25 | 3.13 | 0110 | 45 |
| 3.13 | 0.56 | 0101 | 40 |
| 1.56 | 0.39 | 0100 | 34 |
| 0.78 | 0.20 | 0011 | 23 |
| 0.39 | 0.10 | 0010 | 23 |
| 0.20 | 0.05 | 0001 | 23 |
| 0.10 |  |  |  |

Table 8. Typical Current Consumption vs. Data Rate, Low Power Mode $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} / / \mathrm{O}}=1.8 \mathrm{~V}\right)$

| Output Data <br> Rate $(\mathbf{H z})$ | Bandwidth $(\mathbf{H z})$ | Rate Code | IDD $(\boldsymbol{\mu A})$ |
| :--- | :--- | :--- | :--- |
| 400 | 200 | 1100 | 90 |
| 200 | 100 | 1011 | 60 |
| 100 | 50 | 1010 | 50 |
| 50 | 25 | 1001 | 45 |
| 25 | 12.5 | 1000 | 40 |
| 12.5 | 6.25 | 0111 | 34 |

## Auto Sleep Mode

Additional power can be saved if the ADXL345 automatically switches to sleep mode during periods of inactivity. To enable this feature, set the THRESH_INACT register (Address 0x25) and the TIME_INACT register (Address 0x26) each to a value that signifies inactivity (the appropriate value depends on the application), and then set the AUTO_SLEEP bit (Bit D4) and the link bit (Bit D5) in the POWER_CTL register (Address 0x2D). Current consumption at the sub- 12.5 Hz data rates that are used in this mode is typically $23 \mu \mathrm{~A}$ for a $\mathrm{V}_{\mathrm{s}}$ of 2.5 V .

## Standby Mode

For even lower power operation, standby mode can be used. In standby mode, current consumption is reduced to $0.1 \mu \mathrm{~A}$ (typical). In this mode, no measurements are made. Standby mode is entered by clearing the measure bit (Bit D3) in the POWER_CTL register (Address 0x2D). Placing the device into standby mode preserves the contents of FIFO.

## SERIAL COMMUNICATIONS

$\mathrm{I}^{2} \mathrm{C}$ and SPI digital communications are available. In both cases, the ADXL345 operates as a slave. $\mathrm{I}^{2} \mathrm{C}$ mode is enabled if the $\overline{\mathrm{CS}}$ pin is tied high to $\mathrm{V}_{\mathrm{DD} \text { I/O. }}$. The $\overline{\mathrm{CS}}$ pin should always be tied high to $\mathrm{V}_{\mathrm{DD} \text { I/O }}$ or be driven by an external controller because there is no default mode if the $\overline{\mathrm{CS}}$ pin is left unconnected. Therefore, not taking these precautions may result in an inability to communicate with the part. In SPI mode, the $\overline{\mathrm{CS}}$ pin is controlled by the bus master. In both SPI and $\mathrm{I}^{2} \mathrm{C}$ modes of operation, data transmitted from the ADXL345 to the master device should be ignored during writes to the ADXL345.

## SPI

For SPI, either 3- or 4-wire configuration is possible, as shown in the connection diagrams in Figure 34 and Figure 35. Clearing the SPI bit (Bit D6) in the DATA_FORMAT register (Address 0x31) selects 4 -wire mode, whereas setting the SPI bit selects 3 -wire mode. The maximum SPI clock speed is 5 MHz with 100 pF maximum loading, and the timing scheme follows clock polarity $(\mathrm{CPOL})=1$ and clock phase $(\mathrm{CPHA})=1$. If power is applied to the ADXL345 before the clock polarity and phase of the host processor are configured, the $\overline{\mathrm{CS}}$ pin should be brought high before changing the clock polarity and phase. When using 3-wire SPI, it is recommended that the SDO pin be either pulled up to $\mathrm{V}_{\mathrm{DD} I / O}$ or pulled down to GND via a $10 \mathrm{k} \Omega$ resistor.


Figure 34. 3-Wire SPI Connection Diagram


Figure 35. 4-Wire SPI Connection Diagram
$\overline{\mathrm{CS}}$ is the serial port enable line and is controlled by the SPI master. This line must go low at the start of a transmission and high at the end of a transmission, as shown in Figure 37. SCLK is the serial port clock and is supplied by the SPI master. SCLK should idle high during a period of no transmission. SDI and SDO are the serial data input and output, respectively. Data is updated on the falling edge of SCLK and should be sampled on the rising edge of SCLK.

To read or write multiple bytes in a single transmission, the multiple-byte bit, located after the $\mathrm{R} / \overline{\mathrm{W}}$ bit in the first byte transfer (MB in Figure 37 to Figure 39), must be set. After the register addressing and the first byte of data, each subsequent set of clock pulses (eight clock pulses) causes the ADXL345 to point to the next register for a read or write. This shifting continues until the clock pulses cease and $\overline{\mathrm{CS}}$ is deasserted. To perform reads or writes on different, nonsequential registers, $\overline{\mathrm{CS}}$ must be deasserted between transmissions and the new register must be addressed separately.
The timing diagram for 3-wire SPI reads or writes is shown in Figure 39. The 4-wire equivalents for SPI writes and reads are shown in Figure 37 and Figure 38, respectively. For correct operation of the part, the logic thresholds and timing parameters in Table 9 and Table 10 must be met at all times.

Use of the 3200 Hz and 1600 Hz output data rates is only recommended with SPI communication rates greater than or equal to 2 MHz . The 800 Hz output data rate is recommended only for communication speeds greater than or equal to 400 kHz , and the remaining data rates scale proportionally. For example, the minimum recommended communication speed for a 200 Hz output data rate is 100 kHz . Operation at an output data rate above the recommended maximum may result in undesirable effects on the acceleration data, including missing samples or additional noise.

## Preventing Bus Traffic Errors

The ADXL346 $\overline{\mathrm{CS}}$ pin is used both for initiating SPI transactions, and for enabling $\mathrm{I}^{2} \mathrm{C}$ mode. When the ADXL346 is used on a SPI bus with multiple devices, its $\overline{\mathrm{CS}}$ pin is held high while the master communicates with the other devices. There may be conditions where a SPI command transmitted to another device looks like a valid $\mathrm{I}^{2} \mathrm{C}$ command. In this case, the ADXL346 would interpret this as an attempt to communicate in $\mathrm{I}^{2} \mathrm{C}$ mode, and could interfere with other bus traffic. Unless bus traffic can be adequately controlled to assure such a condition never occurs, it is recommended to add a logic gate in front of the SDI pin as shown in Figure 36. This OR gate will hold the SDA line high when $\overline{\mathrm{CS}}$ is high to prevent SPI bus traffic at the ADXL346 from appearing as an $\mathrm{I}^{2} \mathrm{C}$ start command.


Figure 36. Recommended SPI Connection Diagram when Using Multiple SPI Devices on a Single Bus

## ADXL345



Figure 38. SPI 4-Wire Read


Figure 39. SPI 3-Wire Read/Write

Table 9. SPI Digital Input/Output

| Parameter | Test Conditions | Limit ${ }^{1}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| Digital Input |  |  |  |  |
| Low Level Input Voltage (VIL) |  |  | $0.3 \times \mathrm{VDD}_{\text {I/ }}$ | V |
| High Level Input Voltage ( $\mathrm{V}_{\text {H }}$ ) |  | $0.7 \times \mathrm{V}_{\text {DD } / 0}$ |  | V |
| Low Level Input Current (lı) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD } / \mathrm{O}}$ |  | 0.1 | $\mu \mathrm{A}$ |
| High Level Input Current ( $\mathrm{l}_{\mathbf{H}}$ ) | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -0.1 |  | $\mu \mathrm{A}$ |
| Digital Output |  |  |  |  |
| Low Level Output Voltage (VoL) | $\mathrm{loL}=10 \mathrm{~mA}$ |  | $0.2 \times \mathrm{V}_{\text {DD } / \mathrm{O}}$ | V |
| High Level Output Voltage (V $\mathrm{V}_{\text {OH }}$ ) | $\mathrm{IOH}=-4 \mathrm{~mA}$ | $0.8 \times \mathrm{V}_{\text {DD } / \text { / }}$ |  | V |
| Low Level Output Current (loL) | $\mathrm{V}_{\mathrm{oL}}=\mathrm{V}_{\text {OL, max }}$ | 10 |  | mA |
| High Level Output Current (loн) | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{OH}, \text { min }}$ |  | -4 | mA |
| Pin Capacitance | $\mathrm{fiN}_{\text {I }}=1 \mathrm{MHz}, \mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ |  | 8 | pF |

${ }^{1}$ Limits based on characterization results, not production tested.

Table 10. SPI Timing $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} / / \mathrm{O}}=1.8 \mathrm{~V}\right)^{1}$

| Parameter | Limit ${ }^{\text {2,3 }}$ |  | Unit | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max |  |  |
| fscık |  | 5 | MHz | SPI clock frequency |
| tscık | 200 |  | ns | 1/(SPI clock frequency) mark-space ratio for the SCLK input is 40/60 to 60/40 |
| toelay | 5 |  | ns | $\overline{\mathrm{CS}}$ falling edge to SCLK falling edge |
| touiet | 5 |  | ns | SCLK rising edge to $\overline{C S}$ rising edge |
| toIs |  | 10 | ns | $\overline{\mathrm{CS}}$ rising edge to SDO disabled |
| tcs, DIS | 150 |  | ns | $\overline{\mathrm{CS}}$ deassertion between SPI communications |
| $\mathrm{t}_{5}$ | $0.3 \times \mathrm{tscLk}$ |  | ns | SCLK low pulse width (space) |
| $\mathrm{tm}_{\text {}}$ | $0.3 \times$ tscık |  | ns | SCLK high pulse width (mark) |
| $\mathrm{t}_{\text {Stiup }}$ | 5 |  | ns | SDI valid before SCLK rising edge |
| thold | 5 |  | ns | SDI valid after SCLK rising edge |
| $\mathrm{t}_{\text {sDo }}$ |  | 40 | ns | SCLK falling edge to SDO/SDIO output transition |
| $\mathrm{tR}^{4}$ |  | 20 | ns | SDO/SDIO output high to output low transition |
| $\mathrm{tF}^{4}$ |  | 20 | ns | SDO/SDIO output low to output high transition |

${ }^{1}$ The $\overline{C S}$, SCLK, SDI, and SDO pins are not internally pulled up or down; they must be driven for proper operation.
${ }^{2}$ Limits based on characterization results, characterized with $\mathrm{f}_{\text {sclk }}=5 \mathrm{MHz}$ and bus load capacitance of 100 pF ; not production tested.
${ }^{3}$ The timing values are measured corresponding to the input thresholds ( $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$ ) given in Table 9.
${ }^{4}$ Output rise and fall times measured with capacitive load of 150 pF .

## ADXL345

## $I^{2} C$

With $\overline{\mathrm{CS}}$ tied high to $\mathrm{V}_{\mathrm{DDI} / /}$, the ADXL345 is in $\mathrm{I}^{2} \mathrm{C}$ mode, requiring a simple 2-wire connection, as shown in Figure 40. The ADXL345 conforms to the UM10204 I $I^{2}$ C-Bus Specification and User Manual, Rev. 03-19 June 2007, available from NXP Semiconductor. It supports standard ( 100 kHz ) and fast ( 400 kHz ) data transfer modes if the bus parameters given in Table 11 and Table 12 are met. Single- or multiple-byte reads/writes are supported, as shown in Figure 41. With the ALT ADDRESS pin high, the 7 -bit $\mathrm{I}^{2} \mathrm{C}$ address for the device is $0 \times 1 \mathrm{D}$, followed by the $\mathrm{R} / \mathrm{W}$ bit. This translates to $0 \times 3 \mathrm{~A}$ for a write and $0 \times 3 \mathrm{~B}$ for a read. An alternate $\mathrm{I}^{2} \mathrm{C}$ address of $0 \times 53$ (followed by the $\mathrm{R} / \overline{\mathrm{W}}$ bit) can be chosen by grounding the ALT ADDRESS pin (Pin 12). This translates to 0xA6 for a write and 0xA7 for a read.

There are no internal pull-up or pull-down resistors for any unused pins; therefore, there is no known state or default state for the $\overline{\mathrm{CS}}$ or ALT ADDRESS pin if left floating or unconnected. It is required that the $\overline{\mathrm{CS}}$ pin be connected to $\mathrm{V}_{\mathrm{DD} / / 0}$ and that the ALT ADDRESS pin be connected to either $\mathrm{V}_{\mathrm{DD} / / 0}$ or GND when using $\mathrm{I}^{2} \mathrm{C}$.

Due to communication speed limitations, the maximum output data rate when using $400 \mathrm{kHz} \mathrm{I}{ }^{2} \mathrm{C}$ is 800 Hz and scales linearly with a change in the $\mathrm{I}^{2} \mathrm{C}$ communication speed. For example, using $I^{2} \mathrm{C}$ at 100 kHz would limit the maximum ODR to 200 Hz . Operation at an output data rate above the recommended maximum may result in undesirable effect on the acceleration data, including missing samples or additional noise.


Figure 40. $1^{2}$ C Connection Diagram (Address 0x53)
If other devices are connected to the same $\mathrm{I}^{2} \mathrm{C}$ bus, the nominal operating voltage level of these other devices cannot exceed $V_{\text {DDI/O }}$ by more than 0.3 V . External pull-up resistors, $\mathrm{R}_{\mathrm{p}}$, are necessary for proper I ${ }^{2} \mathrm{C}$ operation. Refer to the UM10204 $I^{2} \mathrm{C}$-Bus Specification and User Manual, Rev. 03-19 June 2007, when selecting pull-up resistor values to ensure proper operation.

Table 11. $\mathrm{I}^{2} \mathrm{C}$ Digital Input/Output

| Parameter | Test Conditions | Limit ${ }^{1}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| Digital Input |  |  |  |  |
| Low Level Input Voltage ( $\mathrm{V}_{\text {IL }}$ ) |  |  | $0.3 \times \mathrm{V}_{\text {DD } / 0}$ | V |
| High Level Input Voltage ( $\mathrm{V}_{\mathbf{H}}$ ) |  | $0.7 \times \mathrm{VDDIVO}$ |  | V |
| Low Level Input Current (lı) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD } / \text { / }}$ |  | 0.1 | $\mu \mathrm{A}$ |
| High Level Input Current ( $\mathrm{I}_{\mathbf{H}}$ ) | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -0.1 |  | $\mu \mathrm{A}$ |
| Digital Output |  |  |  |  |
| Low Level Output Voltage (VoL) | $\mathrm{V}_{\text {DD }} \mathrm{O}<2 \mathrm{~V}$, lol $=3 \mathrm{~mA}$ |  | $0.2 \times \mathrm{VDD} / \mathrm{O}$ | V |
|  | $\mathrm{V}_{\mathrm{DD} \mathrm{IVO}} \geq 2 \mathrm{~V}$, $\mathrm{loL}=3 \mathrm{~mA}$ |  | 400 | mV |
| Low Level Output Current (loL) | $\mathrm{V}_{\mathrm{OL}}=\mathrm{V}_{\mathrm{OL}, \text { max }}$ | 3 |  | mA |
| Pin Capacitance | $\mathrm{fiN}^{\text {}}=1 \mathrm{MHz}, \mathrm{V}_{\mathbb{I}}=2.5 \mathrm{~V}$ |  | 8 | pF |

${ }^{1}$ Limits based on characterization results; not production tested.


## NOTES

1. THIS START IS EITHER A RESTART OR A STOP FOLLOWED BY A START.
2. THE SHADED AREAS REPRESENT WHEN THE DEVICE IS LISTENING.

Figure 41. ${ }^{2} \mathrm{C}$ C Device Addressing

Table 12. $\mathrm{I}^{2} \mathrm{C}$ Timing $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} / / \mathrm{O}}=1.8 \mathrm{~V}\right)$

| Parameter | Limit ${ }^{1,2}$ |  | Unit | Description |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max |  |  |
| $\mathrm{f}_{\text {Scl }}$ |  | 400 | kHz | SCL clock frequency |
| $\mathrm{t}_{1}$ | 2.5 |  | $\mu \mathrm{s}$ | SCL cycle time |
| $\mathrm{t}_{2}$ | 0.6 |  | $\mu \mathrm{s}$ | $\mathrm{t}_{\text {HIGH, }}$ SCL high time |
| $\mathrm{t}_{3}$ | 1.3 |  | $\mu \mathrm{s}$ | tow, SCL low time |
| $\mathrm{t}_{4}$ | 0.6 |  | $\mu \mathrm{s}$ | $\mathrm{th}_{\text {d, }}$ STA, start/repeated start condition hold time |
| $\mathrm{t}_{5}$ | 100 |  | ns | tsu, DAT, data setup time |
| $\mathrm{t}_{6}{ }^{3,4,5,6}$ | 0 | 0.9 | $\mu \mathrm{s}$ | $\mathrm{thri}, \mathrm{DAT}^{\text {data }}$ dold time |
| $\mathrm{t}_{7}$ | 0.6 |  | $\mu \mathrm{s}$ | $\mathrm{t}_{\text {SU, STA }}$, setup time for repeated start |
| $\mathrm{t}_{8}$ | 0.6 |  | $\mu \mathrm{s}$ | tsu, sto, stop condition setup time |
| $\mathrm{t}_{9}$ | 1.3 |  | $\mu \mathrm{s}$ | $\mathrm{t}_{\text {BuF, }}$ bus-free time between a stop condition and a start condition |
| $\mathrm{t}_{10}$ |  | 300 | ns | $t_{R}$, rise time of both SCL and SDA when receiving |
|  | 0 |  | ns | $t_{R}$, rise time of both SCL and SDA when receiving or transmitting |
| $t_{11}$ |  | 300 | ns | $t_{F}$, fall time of SDA when receiving |
|  |  | 250 | ns | $t_{f}$, fall time of both SCL and SDA when transmitting |
| $\mathrm{Cb}_{\mathrm{b}}$ |  | 400 | pF | Capacitive load for each bus line |

${ }^{1}$ Limits based on characterization results, with $\mathrm{f}_{\mathrm{scL}}=400 \mathrm{kHz}$ and a 3 mA sink current; not production tested.
${ }^{2}$ All values referred to the $V_{I H}$ and the $V_{I L}$ levels given in Table 11.
${ }^{3} \mathrm{t}_{6}$ is the data hold time that is measured from the falling edge of SCL. It applies to data in transmission and acknowledge.
${ }^{4}$ A transmitting device must internally provide an output hold time of at least 300 ns for the SDA signal (with respect to $\mathrm{V}_{1 H(m i n)}$ of the SCL signal) to bridge the undefined region of the falling edge of SCL.
${ }^{5}$ The maximum $\mathrm{t}_{6}$ value must be met only if the device does not stretch the low period ( $\mathrm{t}_{3}$ ) of the SCL signal.
${ }^{6}$ The maximum value for $\mathrm{t}_{6}$ is a function of the clock low time $\left(\mathrm{t}_{3}\right)$, the clock rise time $\left(\mathrm{t}_{10}\right)$, and the minimum data setup time $\left(\mathrm{t}_{5(\mathrm{~min})}\right)$. This value is calculated as
$\mathrm{t}_{6(\text { max })}=\mathrm{t}_{3}-\mathrm{t}_{10}-\mathrm{t}_{5 \text { (min) }}$.


Figure $42 . I^{2} C$ Timing Diagram

## ADXL345

## INTERRUPTS

The ADXL345 provides two output pins for driving interrupts: INT1 and INT2. Both interrupt pins are push-pull, low impedance pins with output specifications shown in Table 13. The default configuration of the interrupt pins is active high. This can be changed to active low by setting the INT_INVERT bit in the DATA_FORMAT (Address 0x31) register. All functions can be used simultaneously, with the only limiting feature being that some functions may need to share interrupt pins. Interrupts are enabled by setting the appropriate bit in the INT_ENABLE register (Address 0x2E) and are mapped to either the INT1 pin or the INT2 pin based on the contents of the INT_MAP register (Address 0x2F). When initially configuring the interrupt pins, it is recommended that the functions and interrupt mapping be done before enabling the interrupts. When changing the configuration of an interrupt, it is recommended that the interrupt be disabled first, by clearing the bit corresponding to that function in the INT_ENABLE register, and then the function be reconfigured before enabling the interrupt again. Configuration of the functions while the interrupts are disabled helps to prevent the accidental generation of an interrupt before desired.
The interrupt functions are latched and cleared by either reading the data registers (Address 0x32 to Address 0x37) until the interrupt condition is no longer valid for the data-related interrupts or by reading the INT_SOURCE register (Address 0x30) for the remaining interrupts. This section describes the interrupts that can be set in the INT_ENABLE register and monitored in the INT_SOURCE register.

## DATA_READY

The DATA_READY bit is set when new data is available and is cleared when no new data is available.

## SINGLE_TAP

The SINGLE_TAP bit is set when a single acceleration event that is greater than the value in the THRESH_TAP register (Address 0x1D) occurs for less time than is specified in the DUR register (Address 0x21).

## DOUBLE_TAP

The DOUBLE_TAP bit is set when two acceleration events that are greater than the value in the THRESH_TAP register (Address 0x1D) occur for less time than is specified in the DUR register (Address 0x21), with the second tap starting after the time specified by the latent register (Address 0x22) but within the time specified in the window register (Address 0x23). See the Tap Detection section for more details.

## Activity

The activity bit is set when acceleration greater than the value stored in the THRESH_ACT register (Address 0x24) is experienced on any participating axis, set by the ACT_INACT_CTL register (Address 0x27).

## Inactivity

The inactivity bit is set when acceleration of less than the value stored in the THRESH_INACT register (Address 0x25) is experienced for more time than is specified in the TIME_INACT register (Address 0x26) on all participating axes, as set by the ACT_INACT_CTL register (Address 0x27). The maximum value for TIME_INACT is 255 sec .

## FREE_FALL

The FREE_FALL bit is set when acceleration of less than the value stored in the THRESH_FF register (Address 0x28) is experienced for more time than is specified in the TIME_FF register (Address 0x29) on all axes (logical AND). The FREE_FALL interrupt differs from the inactivity interrupt as follows: all axes always participate and are logically AND'ed, the timer period is much smaller ( 1.28 sec maximum), and the mode of operation is always dc-coupled.

## Watermark

The watermark bit is set when the number of samples in FIFO equals the value stored in the samples bits (Register FIFO_CTL, Address 0x38). The watermark bit is cleared automatically when FIFO is read, and the content returns to a value below the value stored in the samples bits.

Table 13. Interrupt Pin Digital Output

|  |  | Limit $^{1}$ |
| :--- | :--- | :--- | :--- |
| Max |  |  |$)$

[^0]
## Overrun

The overrun bit is set when new data replaces unread data. The precise operation of the overrun function depends on the FIFO mode. In bypass mode, the overrun bit is set when new data replaces unread data in the DATAX, DATAY, and DATAZ registers (Address $0 \times 32$ to Address $0 \times 37$ ). In all other modes, the overrun bit is set when FIFO is filled. The overrun bit is automatically cleared when the contents of FIFO are read.

## FIFO

The ADXL345 contains patent pending technology for an embedded memory management system with 32-level FIFO that can be used to minimize host processor burden. This buffer has four modes: bypass, FIFO, stream, and trigger (see FIFO Modes). Each mode is selected by the settings of the FIFO_MODE bits (Bits[D7:D6]) in the FIFO_CTL register (Address 0x38).

## Bypass Mode

In bypass mode, FIFO is not operational and, therefore, remains empty.

## FIFO Mode

In FIFO mode, data from measurements of the $\mathrm{x}-\mathrm{y}$-, and z -axes are stored in FIFO. When the number of samples in FIFO equals the level specified in the samples bits of the FIFO_CTL register (Address $0 \times 38$ ), the watermark interrupt is set. FIFO continues accumulating samples until it is full ( 32 samples from measurements of the $x^{-}, y-$, and $z$-axes) and then stops collecting data. After FIFO stops collecting data, the device continues to operate; therefore, features such as tap detection can be used after FIFO is full. The watermark interrupt continues to occur until the number of samples in FIFO is less than the value stored in the samples bits of the FIFO_CTL register.

## Stream Mode

In stream mode, data from measurements of the $\mathrm{x}^{-}, \mathrm{y}-$, and z axes are stored in FIFO. When the number of samples in FIFO equals the level specified in the samples bits of the FIFO_CTL register (Address 0x38), the watermark interrupt is set. FIFO continues accumulating samples and holds the latest 32 samples from measurements of the $\mathrm{x}-$, y -, and z -axes, discarding older data as new data arrives. The watermark interrupt continues occurring until the number of samples in FIFO is less than the value stored in the samples bits of the FIFO_CTL register.

## Trigger Mode

In trigger mode, FIFO accumulates samples, holding the latest 32 samples from measurements of the $\mathrm{x}-\mathrm{y}$-, and z -axes. After a trigger event occurs and an interrupt is sent to the INT1 or INT2 pin (determined by the trigger bit in the FIFO_CTL register), FIFO keeps the last n samples (where n is the value specified by the samples bits in the FIFO_CTL register) and then operates in FIFO mode, collecting new samples only when FIFO is not full. A delay of at least $5 \mu \mathrm{~s}$ should be present between the trigger event occurring and the start of reading data from the FIFO to allow the FIFO to discard and retain the necessary samples. Additional trigger events cannot be recognized until the trigger mode is reset. To reset the trigger mode, set the device to bypass mode and then set the device back to trigger mode. Note that the FIFO data should be read first because placing the device into bypass mode clears FIFO.

## Retrieving Data from FIFO

The FIFO data is read through the DATAX, DATAY, and DATAZ registers (Address $0 \times 32$ to Address 0x37). When the FIFO is in FIFO, stream, or trigger mode, reads to the DATAX, DATAY, and DATAZ registers read data stored in the FIFO. Each time data is read from the FIFO, the oldest $x^{-}$, $y$-, and $z$-axes data are placed into the DATAX, DATAY and DATAZ registers.

If a single-byte read operation is performed, the remaining bytes of data for the current FIFO sample are lost. Therefore, all axes of interest should be read in a burst (or multiple-byte) read operation. To ensure that the FIFO has completely popped (that is, that new data has completely moved into the DATAX, DATAY, and DATAZ registers), there must be at least $5 \mu$ s between the end of reading the data registers and the start of a new read of the FIFO or a read of the FIFO_STATUS register (Address 0x39). The end of reading a data register is signified by the transition from Register 0x37 to Register 0x38 or by the $\overline{\mathrm{CS}}$ pin going high.

For SPI operation at 1.6 MHz or less, the register addressing portion of the transmission is a sufficient delay to ensure that the FIFO has completely popped. For SPI operation greater than 1.6 MHz , it is necessary to deassert the $\overline{\mathrm{CS}}$ pin to ensure a total delay of $5 \mu \mathrm{~s}$; otherwise, the delay is not sufficient. The total delay necessary for 5 MHz operation is at most $3.4 \mu \mathrm{~s}$. This is not a concern when using $\mathrm{I}^{2} \mathrm{C}$ mode because the communication rate is low enough to ensure a sufficient delay between FIFO reads.

## ADXL345

## SELF-TEST

The ADXL345 incorporates a self-test feature that effectively tests its mechanical and electronic systems simultaneously. When the self-test function is enabled (via the SELF_TEST bit in the DATA_FORMAT register, Address 0x31), an electrostatic force is exerted on the mechanical sensor. This electrostatic force moves the mechanical sensing element in the same manner as acceleration, and it is additive to the acceleration experienced by the device. This added electrostatic force results in an output change in the $\mathrm{x}-, \mathrm{y}$-, and z -axes. Because the electrostatic force is proportional to $\mathrm{Vs}^{2}$, the output change varies with V s. This effect is shown in Figure 43. The scale factors shown in Table 14 can be used to adjust the expected self-test output limits for different supply voltages, $\mathrm{V}_{\text {s. }}$. The self-test feature of the ADXL345 also exhibits a bimodal behavior. However, the limits shown in Table 1 and Table 15 to Table 18 are valid for both potential selftest values due to bimodality. Use of the self-test feature at data rates less than 100 Hz or at 1600 Hz may yield values outside these limits. Therefore, the part must be in normal power operation (LOW_POWER bit = 0 in BW_RATE register, Address 0x2C) and be placed into a data rate of 100 Hz through 800 Hz or 3200 Hz for the self-test function to operate correctly.


Figure 43. Self-Test Output Change Limits vs. Supply Voltage

Table 14. Self-Test Output Scale Factors for Different Supply Voltages, Vs

| Supply Voltage, $\mathbf{V s}_{\mathbf{s}}(\mathbf{V})$ | X-Axis, Y-Axis | Z-Axis |
| :--- | :--- | :--- |
| 2.00 | 0.64 | 0.8 |
| 2.50 | 1.00 | 1.00 |
| 3.30 | 1.77 | 1.47 |
| 3.60 | 2.11 | 1.69 |

Table 15. Self-Test Output in LSB for $\pm 2 g, 10$-Bit or Full Resolution ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} \mathrm{I/} / \mathrm{O}}=1.8 \mathrm{~V}$ )

| Axis | Min | Max | Unit |
| :--- | :--- | :--- | :--- |
| $X$ | 50 | 540 | LSB |
| $Y$ | -540 | -540 | LSB |
| $Z$ | 75 | 875 | LSB |

Table 16. Self-Test Output in LSB for $\pm 4 g, 10$-Bit Resolution

| $\left(\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}=\mathbf{2 . 5} \mathbf{V}, \mathrm{V}_{\mathrm{DD} I / \mathrm{O}}=\mathbf{1 . 8} \mathrm{V}\right)$ |  |  |  |
| :--- | :--- | :--- | :--- |
| Axis | Min | Max | Unit |
| X | 25 | 270 | LSB |
| Y | -270 | -25 | LSB |
| Z | 38 | 438 | LSB |

Table 17. Self-Test Output in LSB for $\pm 8 g$, 10-Bit Resolution $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} / / \mathrm{O}}=1.8 \mathrm{~V}\right)$

| Axis | Min | Max | Unit |
| :--- | :--- | :--- | :--- |
| $X$ | 12 | 135 | LSB |
| $Y$ | -135 | -12 | LSB |
| $Z$ | 19 | 219 | LSB |

Table 18. Self-Test Output in LSB for $\pm 16 \mathrm{~g}, 10$-Bit Resolution $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDI} / \mathrm{O}}=1.8 \mathrm{~V}\right)$

| Axis | Min | Max | Unit |
| :--- | :--- | :--- | :--- |
| $X$ | 6 | 67 | LSB |
| $Y$ | -67 | -6 | LSB |
| $Z$ | 10 | 110 | LSB |

## REGISTER MAP

Table 19.

| Address |  | Name | Type | Reset Value | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Hex | Dec |  |  |  |  |
| 0x00 | 0 | DEVID | R | 11100101 | Device ID |
| $0 \times 01$ to 0x1C | 1 to 28 | Reserved |  |  | Reserved; do not access |
| 0x1D | 29 | THRESH_TAP | $\mathrm{R} / \mathrm{W}$ | 00000000 | Tap threshold |
| $0 \times 1 \mathrm{E}$ | 30 | OFSX | $\mathrm{R} / \overline{\mathrm{W}}$ | 00000000 | X-axis offset |
| 0x1F | 31 | OFSY | $\mathrm{R} / \mathrm{W}$ | 00000000 | Y -axis offset |
| $0 \times 20$ | 32 | OFSZ | R/W | 00000000 | Z-axis offset |
| $0 \times 21$ | 33 | DUR | R/W | 00000000 | Tap duration |
| $0 \times 22$ | 34 | Latent | R/W | 00000000 | Tap latency |
| $0 \times 23$ | 35 | Window | $\mathrm{R} / \overline{\mathrm{W}}$ | 00000000 | Tap window |
| $0 \times 24$ | 36 | THRESH_ACT | R/W | 00000000 | Activity threshold |
| $0 \times 25$ | 37 | THRESH_INACT | $\mathrm{R} / \mathrm{W}$ | 00000000 | Inactivity threshold |
| $0 \times 26$ | 38 | TIME_INACT | $\mathrm{R} / \overline{\mathrm{W}}$ | 00000000 | Inactivity time |
| $0 \times 27$ | 39 | ACT_INACT_CTL | R/W | 00000000 | Axis enable control for activity and inactivity detection |
| $0 \times 28$ | 40 | THRESH_FF | $\mathrm{R} / \overline{\mathrm{W}}$ | 00000000 | Free-fall threshold |
| $0 \times 29$ | 41 | TIME_FF | $\mathrm{R} / \mathrm{W}$ | 00000000 | Free-fall time |
| $0 \times 2 \mathrm{~A}$ | 42 | TAP_AXES | $R / \bar{W}$ | 00000000 | Axis control for single tap/double tap |
| $0 \times 2 \mathrm{~B}$ | 43 | ACT_TAP_STATUS | R | 00000000 | Source of single tap/double tap |
| $0 \times 2 \mathrm{C}$ | 44 | BW_RATE | $\mathrm{R} / \mathrm{W}$ | 00001010 | Data rate and power mode control |
| $0 \times 2 \mathrm{D}$ | 45 | POWER_CTL | R/W | 00000000 | Power-saving features control |
| $0 \times 2 \mathrm{E}$ | 46 | INT_ENABLE | $\mathrm{R} / \overline{\mathrm{W}}$ | 00000000 | Interrupt enable control |
| 0x2F | 47 | INT_MAP | $\mathrm{R} / \mathrm{W}$ | 00000000 | Interrupt mapping control |
| 0x30 | 48 | INT_SOURCE | R | 00000010 | Source of interrupts |
| $0 \times 31$ | 49 | DATA_FORMAT | $R / \bar{W}$ | 00000000 | Data format control |
| $0 \times 32$ | 50 | DATAX0 | R | 00000000 | X-Axis Data 0 |
| $0 \times 33$ | 51 | DATAX1 | R | 00000000 | X-Axis Data 1 |
| $0 \times 34$ | 52 | DATAY0 | R | 00000000 | Y-Axis Data 0 |
| 0x35 | 53 | DATAY1 | R | 00000000 | Y-Axis Data 1 |
| $0 \times 36$ | 54 | DATAZO | R | 00000000 | Z-Axis Data 0 |
| $0 \times 37$ | 55 | DATAZ1 | R | 00000000 | Z-Axis Data 1 |
| $0 \times 38$ | 56 | FIFO_CTL | $R / \bar{W}$ | 00000000 | FIFO control |
| 0x39 | 57 | FIFO_STATUS | R | 00000000 | FIFO status |

## REGISTER DEFINITIONS

## Register 0x00—DEVID (Read Only)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |

The DEVID register holds a fixed device ID code of 0xE5 (345 octal).

## Register 0x1D—THRESH_TAP (Read/Write)

The THRESH_TAP register is eight bits and holds the threshold value for tap interrupts. The data format is unsigned, therefore, the magnitude of the tap event is compared with the value in THRESH_TAP for normal tap detection. The scale factor is $62.5 \mathrm{mg} / \mathrm{LSB}$ (that is, $0 \mathrm{xFF}=16 \mathrm{~g}$ ). A value of 0 may result in undesirable behavior if single tap/double tap interrupts are enabled.

## Register 0x1E, Register 0x1F, Register 0x20—OFSX, OFSY, OFSZ (Read/Write)

The OFSX, OFSY, and OFSZ registers are each eight bits and offer user-set offset adjustments in twos complement format with a scale factor of $15.6 \mathrm{mg} / \mathrm{LSB}$ (that is, $0 \mathrm{x} 7 \mathrm{~F}=2 \mathrm{~g}$ ). The value stored in the offset registers is automatically added to the acceleration data, and the resulting value is stored in the output data registers. For additional information regarding offset calibration and the use of the offset registers, refer to the Offset Calibration section.

## Register 0x21—DUR (Read/Write)

The DUR register is eight bits and contains an unsigned time value representing the maximum time that an event must be above the THRESH_TAP threshold to qualify as a tap event. The scale factor is $625 \mu \mathrm{~s} / \mathrm{LSB}$. A value of 0 disables the single tap/ double tap functions.

## Register 0x22—Latent (Read/Write)

The latent register is eight bits and contains an unsigned time value representing the wait time from the detection of a tap event to the start of the time window (defined by the window register) during which a possible second tap event can be detected. The scale factor is $1.25 \mathrm{~ms} / \mathrm{LSB}$. A value of 0 disables the double tap function.

## Register 0x23—Window (Read/Write)

The window register is eight bits and contains an unsigned time value representing the amount of time after the expiration of the latency time (determined by the latent register) during which a second valid tap can begin. The scale factor is $1.25 \mathrm{~ms} / \mathrm{LSB}$. A value of 0 disables the double tap function.

## Register 0x24—THRESH_ACT (Read/Write)

The THRESH_ACT register is eight bits and holds the threshold value for detecting activity. The data format is unsigned, so the magnitude of the activity event is compared with the value in the THRESH_ACT register. The scale factor is $62.5 \mathrm{mg} / \mathrm{LSB}$. A value of 0 may result in undesirable behavior if the activity interrupt is enabled.

## Register 0x25—THRESH_INACT (Read/Write)

The THRESH_INACT register is eight bits and holds the threshold value for detecting inactivity. The data format is unsigned, so the magnitude of the inactivity event is compared with the value in the THRESH_INACT register. The scale factor is $62.5 \mathrm{mg} / \mathrm{LSB}$. A value of 0 may result in undesirable behavior if the inactivity interrupt is enabled.

## Register 0x26-TIME_INACT (Read/Write)

The TIME_INACT register is eight bits and contains an unsigned time value representing the amount of time that acceleration must be less than the value in the THRESH_INACT register for inactivity to be declared. The scale factor is $1 \mathrm{sec} / \mathrm{LSB}$. Unlike the other interrupt functions, which use unfiltered data (see the Threshold section), the inactivity function uses filtered output data. At least one output sample must be generated for the inactivity interrupt to be triggered. This results in the function appearing unresponsive if the TIME_INACT register is set to a value less than the time constant of the output data rate. A value of 0 results in an interrupt when the output data is less than the value in the THRESH_INACT register.

## Register 0x27-ACT_INACT_CTL (Read/Write)

| D7 | D6 | D5 | D4 |
| :--- | :--- | :--- | :--- |
| ACT ac/dc | ACT_X enable | ACT_Y enable | ACT_Z enable |
| D3 | D2 | D1 | D0 |
| INACT ac/dc | INACT_X enable | INACT_Y enable | INACT_Z enable |

## ACT AC/DC and INACT AC/DC Bits

A setting of 0 selects dc-coupled operation, and a setting of 1 enables ac-coupled operation. In dc-coupled operation, the current acceleration magnitude is compared directly with THRESH_ACT and THRESH_INACT to determine whether activity or inactivity is detected.
In ac-coupled operation for activity detection, the acceleration value at the start of activity detection is taken as a reference value. New samples of acceleration are then compared to this reference value, and if the magnitude of the difference exceeds the THRESH_ACT value, the device triggers an activity interrupt.

Similarly, in ac-coupled operation for inactivity detection, a reference value is used for comparison and is updated whenever the device exceeds the inactivity threshold. After the reference value is selected, the device compares the magnitude of the difference between the reference value and the current acceleration with THRESH_INACT. If the difference is less than the value in THRESH_INACT for the time in TIME_INACT, the device is considered inactive and the inactivity interrupt is triggered.

## ACT_x Enable Bits and INACT_x Enable Bits

A setting of 1 enables $x-, y$-, or $z$-axis participation in detecting activity or inactivity. A setting of 0 excludes the selected axis from participation. If all axes are excluded, the function is disabled. For activity detection, all participating axes are logically OR'ed, causing the activity function to trigger when any of the participating axes exceeds the threshold. For inactivity detection, all participating axes are logically AND'ed, causing the inactivity function to trigger only if all participating axes are below the threshold for the specified time.

## Register 0x28—THRESH_FF (Read/Write)

The THRESH_FF register is eight bits and holds the threshold value, in unsigned format, for free-fall detection. The acceleration on all axes is compared with the value in THRESH_FF to determine if a free-fall event occurred. The scale factor is $62.5 \mathrm{mg} / \mathrm{LSB}$. Note that a value of 0 mg may result in undesirable behavior if the freefall interrupt is enabled. Values between 300 mg and 600 mg ( 0 x 05 to 0 x 09 ) are recommended.

## Register 0x29—TIME_FF (Read/Write)

The TIME_FF register is eight bits and stores an unsigned time value representing the minimum time that the value of all axes must be less than THRESH_FF to generate a free-fall interrupt. The scale factor is $5 \mathrm{~ms} / \mathrm{LSB}$. A value of 0 may result in undesirable behavior if the free-fall interrupt is enabled. Values between 100 ms and 350 ms ( $0 \times 14$ to $0 \times 46$ ) are recommended.

Register 0x2A-TAP_AXES (Read/Write)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | Suppress | TAP_X <br> enable | TAP_Y <br> enable | TAP_Z <br> enable |

## Suppress Bit <br> Setting the suppress bit suppresses double tap detection if acceleration greater than the value in THRESH_TAP is present between taps. See the Tap Detection section for more details.

## TAP_x Enable Bits

A setting of 1 in the TAP_X enable, TAP_Y enable, or TAP_Z enable bit enables $\mathrm{x}-, \mathrm{y}-$, or z -axis participation in tap detection. A setting of 0 excludes the selected axis from participation in tap detection.

## Register 0x2B-ACT_TAP_STATUS (Read Only)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | ACT_X <br> source | ACT_Y <br> source | ACT_Z <br> source | Asleep | TAP_X <br> source | TAP_Y <br> source | TAP_Z <br> source |

## ACT_x Source and TAP_x Source Bits

These bits indicate the first axis involved in a tap or activity event. A setting of 1 corresponds to involvement in the event, and a setting of 0 corresponds to no involvement. When new data is available, these bits are not cleared but are overwritten by the new data. The ACT_TAP_STATUS register should be read before clearing the interrupt. Disabling an axis from participation clears the corresponding source bit when the next activity or single tap/double tap event occurs.

## Asleep Bit

A setting of 1 in the asleep bit indicates that the part is asleep, and a setting of 0 indicates that the part is not asleep. This bit toggles only if the device is configured for auto sleep. See the AUTO_SLEEP Bit section for more information on autosleep mode.

## Register 0x2C—BW_RATE (Read/Write)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | LOW_POWER | Rate |  |  |  |

## LOW_POWER Bit

A setting of 0 in the LOW_POWER bit selects normal operation, and a setting of 1 selects reduced power operation, which has somewhat higher noise (see the Power Modes section for details).

## Rate Bits

These bits select the device bandwidth and output data rate (see Table 7 and Table 8 for details). The default value is $0 \times 0 \mathrm{~A}$, which translates to a 100 Hz output data rate. An output data rate should be selected that is appropriate for the communication protocol and frequency selected. Selecting too high of an output data rate with a low communication speed results in samples being discarded.
Register 0x2D—POWER_CTL (Read/Write)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | Link | AUTO_SLEEP | Measure | Sleep | Wakeup |  |

Link Bit
A setting of 1 in the link bit with both the activity and inactivity functions enabled delays the start of the activity function until inactivity is detected. After activity is detected, inactivity detection begins, preventing the detection of activity. This bit serially links the activity and inactivity functions. When this bit is set to 0 , the inactivity and activity functions are concurrent. Additional information can be found in the Link Mode section.

When clearing the link bit, it is recommended that the part be placed into standby mode and then set back to measurement mode with a subsequent write. This is done to ensure that the device is properly biased if sleep mode is manually disabled; otherwise, the first few samples of data after the link bit is cleared may have additional noise, especially if the device was asleep when the bit was cleared.

## AUTO_SLEEP Bit

If the link bit is set, a setting of 1 in the AUTO_SLEEP bit enables the auto-sleep functionality. In this mode, the ADXL345 automatically switches to sleep mode if the inactivity function is enabled and inactivity is detected (that is, when acceleration is below the THRESH_INACT value for at least the time indicated by TIME_INACT). If activity is also enabled, the ADXL345 automatically wakes up from sleep after detecting activity and returns to operation at the output data rate set in the BW_RATE register. A setting of 0 in the AUTO_SLEEP bit disables automatic switching to sleep mode. See the description of the Sleep Bit in this section for more information on sleep mode.


[^0]:    ${ }^{1}$ Limits based on characterization results, not production tested.
    ${ }^{2}$ Rise time is measured as the transition time from $V_{\mathrm{OL}, \max }$ to $\mathrm{V}_{\mathrm{OH}, \text { min }}$ of the interrupt pin.
    ${ }^{3}$ Fall time is measured as the transition time from $V_{\mathrm{OH}, \min }$ to $V_{\mathrm{OL}, \max }$ of the interrupt pin.

