



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





everyday genius

MediaTek MT7688 Datasheet

Version: 1.4

Release date: 15th April 2016

© 2016 MediaTek Inc.

This document contains information that is proprietary to MediaTek Inc. ("MediaTek") and/or its licensor(s). MediaTek cannot grant you permission for any material that is owned by third parties. You may only use or reproduce this document if you have agreed to and been granted explicit permission within the "License Agreement" that is available on MediaTek's website ("Permitted User"). If you are not a Permitted User, please cease any access or use of this document immediately. Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited. For more information, please consult your legal advisor. Specifications contained herein are subject to change without notice.

Document Revision History

Revision	Date	Description
1.0	9 th July 2012	Initial Release
1.1	18 th July 2012	Updated SPI_WP/SPI_HOLD table
1.2	20 th August 2012	Fixed DRQFN internal pad size typo
1.3	12 th September 2012	Added IR reflow guideline
1.4	15 th April 2016	Added registers and controller information

Table of Contents

DOCUMENT REVISION HISTORY	2
1. OVERVIEW	7
1.1 FEATURES	7
2. MAIN FEATURES	9
3. PINS	10
3.1 MT7688AN DR-QFN (12 MM X 12 MM) 156-PIN PACKAGE DIAGRAM	10
3.1.1 UP-LEFT SIDE	10
3.1.2 DOWN-LEFT SIDE	11
3.1.3 DOWN-RIGHT SIDE	12
3.1.4 UP-RIGHT SIDE	13
3.1.5 PIN DESCRIPTION	14
3.2 MT7688KN DR-QFN (10 MM X 10 MM) 120-PIN PACKAGE DIAGRAM	20
3.2.1 LEFT SIDE VIE	20
3.2.2 RIGHT SIDE VIEW	21
3.2.3 PIN DESCRIPTION	22
3.3 PIN SHARING SCHEMES	25
3.3.1 GPIO PIN SHARE SCHEME	25
3.3.2 UART1 PIN SHARE SCHEME	26
3.3.3 MT7688AN EPHY LED PIN SHARE SCHEME	26
3.3.4 MT7688AN WLAN LED PIN SHARE SCHEME	27
3.3.5 MT7688KN EPHY LED PIN SHARE SCHEME	27
3.3.6 MT7688KN WLAN LED PIN SHARE SCHEME	27
3.3.7 PERST_N PIN SHARE SCHEME	27
3.3.8 WDT_RST_N PIN SHARE SCHEME	27
3.3.9 REF_CLKO PIN SHARE SCHEME	28
3.3.10 UART0 PIN SHARE SCHEME	28
3.3.11 GPIO0 PIN SHARE SCHEME	28
3.3.12 SPI PIN SHARE SCHEME	28
3.3.13 SPI_CS1 PIN SHARE SCHEME	28
3.3.14 I2C PIN SHARE SCHEME	28
3.3.15 I2S PIN SHARE SCHEME	28
3.3.16 SD PIN SHARE SCHEME	29
3.3.17 EMMC PIN SHARE SCHEME	29
3.3.18 UART2 PIN SHARE SCHEME	29
3.3.19 PWM_CHO PIN SHARE SCHEME	29
3.3.20 PWM_CH1 PIN SHARE SCHEME	29
3.3.21 SPIS PIN SHARE SCHEME	30
3.3.22 PIN SHARE FUNCTION DESCRIPTION	30
3.4 BOOTSTRAPPING PINS DESCRIPTION	30
4. MAXIMUM RATINGS AND OPERATING CONDITIONS	32
4.1 ABSOLUTE MAXIMUM RATINGS	32
4.2 MAXIMUM TEMPERATURES	32
4.3 OPERATING CONDITIONS	32
4.4 THERMAL CHARACTERISTICS	32
4.5 STORAGE CONDITIONS	32
4.6 EXTERNAL XTAL SPECIFICATION	33
4.7 DC ELECTRICAL CHARACTERISTICS	33
4.8 AC ELECTRICAL CHARACTERISTICS	34
4.8.1 DDR2 SDRAM INTERFACE	35
4.8.2 SPI INTERFACE	37
4.8.3 I ² S INTERFACE	38
4.8.4 PCM INTERFACE	39

4.8.5 POWER ON SEQUENCE	40
4.9 PACKAGE PHYSICAL DIMENSIONS	40
4.9.1 DR-QFN (10 MM X 10 MM) 128 PINS	40
4.9.2 DR-QFN (12 MM X 12 MM) 156 PINS	43
4.9.3 MT7688 AN/KN MARKING	46
4.9.4 REFLOW PROFILE GUIDELINE	47
5. REGISTER	48
5.1 NOMENCLATURE	48
5.2 SYSTEM CONTROL	49
5.2.1 FEATURES	49
5.2.2 BLOCK DIAGRAM	49
5.2.3 REGISTERS	50
5.3 TIMER	66
5.3.1 FEATURES	66
5.3.2 BLOCK DIAGRAM	66
5.3.3 REGISTERS	66
5.4 INTERRUPT CONTROLLER	72
5.4.1 REGISTERS	72
5.5 EMC CONTROLLER	79
5.5.1 REGSITER	79
5.6 R-BUS CONTROLLER	95
5.6.1 FEATURES	95
5.6.2 BLOCK DIAGRAM	95
5.6.3 REGSITER	95
5.7 MIPS CNT	105
5.7.1 REGISTERS	105
5.8 GENERAL PURPOSE IO	107
5.8.1 FEATURES	107
5.8.2 BLOCK DIAGRAM	107
5.8.3 GPIO PIN MAPPING	108
5.8.4 REGISTER	108
5.9 SPI SLAVE	121
5.9.1 SPI SLAVE CONTROL	121
5.9.2 REGSITERS	123
5.10 I ² C CONTROLLER	125
5.10.1 FEATURES	125
5.10.2 LIST OF REGISTERS	125
5.11 I2S CONTROLLER	131
5.11.1 FEATURES	131
5.11.2 BLOCK DIAGRAM	131
5.11.3 REGISTERS	132
5.12 SPI CONTROLLER	138
5.12.1 FEATURES	138
5.12.2 BLOCK DIAGRAM	138
5.12.3 REGISTERS	138
5.13 UART LITE	149
5.13.1 FEATURES	149
5.13.2 REGISTERS	149
5.14 PCM CONTROLLER	162
5.14.1 FEATURES	162
5.14.2 BLOCK DIAGRAM	162
5.14.3 LIST OF REGISTERS	163

5.14.4 PCM CONFIGURATION	163
5.14.5 REGISTER	164
5.15 GENERIC DMA CONTROLLER	180
5.15.1 FEATURES	180
5.15.2 BLOCK DIAGRAM	180
5.15.3 PERIPHERAL CHANNEL CONNECTION	180
5.15.4 REGISTERS	181
5.16 AES CONTROLLER	225
5.16.1 REGISTERS	225
5.17 PWM (PULSE WIDTH MODULATION)	233
5.17.1 REGISTERS	233
5.18 FRAME ENGINE	249
5.18.1 REGISTERS	249
5.19 SWITCH CONTROLLER	267
5.19.1 REGISTERS	267
6. ABBREVIATIONS	314

Table of Figures

FIGURE 1-1 IoT DEVICE MODE FUNCTIONAL BLOCK DIAGRAM	8
FIGURE 1-2 IoT GATEWAY MODE FUNCTIONAL BLOCK DIAGRAM	8
FIGURE 3-1 MT7688AN DR-QFN PIN DIAGRAM (UP-LEFT VIEW)	10
FIGURE 3-2 MT7688AN DR-QFN PIN DIAGRAM (DOWN-LEFT VIEW)	11
FIGURE 3-3 MT7688AN DR-QFN PIN DIAGRAM (DOWN-RIGHT VIEW)	12
FIGURE 3-4 MT7688AN DR-QFN PIN DIAGRAM (UP-RIGHT VIEW)	13
FIGURE 3-5 MT7688KN DR-QFN PIN DIAGRAM (LEFT VIEW)	20
FIGURE 3-6 MT7688KN DR-QFN PIN DIAGRAM (RIGHT SIDE VIEW)	21
FIGURE 4-1 DDR2 SDRAM COMMAND	35
FIGURE 4-2 DDR2 SDRAM WRITE DATA	35
FIGURE 4-3 DDR2 SDRAM READ DATA	35
FIGURE 4-4 SPI INTERFACE	37
FIGURE 4-5 I2S INTERFACE	38
FIGURE 4-6 PCM INTERFACE	39
FIGURE 4-7 POWER ON SEQUENCE	40
FIGURE 4-8 TOP VIEW	40
FIGURE 4-9 SIDE VIEW	41
FIGURE 4-10 "B" EXPANDED	41
FIGURE 4-11 BOTTOM VIEW	42
FIGURE 4-12 TOP VIEW	43
FIGURE 4-13 SIDE VIEW	44
FIGURE 4-14 "B" EXPANDED	44
FIGURE 4-15 BOTTOM VIEW	45
FIGURE 4-16 MT7688AN TOP MARKING	47
FIGURE 4-17 MT7688KN TOP MARKING	47
FIGURE 4-18 REFLOW PROFILE FOR MT7688	47
FIGURE 5-1 SYSTEM CONTROL BLOCK DIAGRAM	49
FIGURE 5-2 TIMER BLOCK DIAGRAM	66
FIGURE 5-3 QoS ARBITRATION BLOCK DIAGRAM	95
FIGURE 5-4 PROGRAMMABLE I/O BLOCK DIAGRAM	107
FIGURE 5-5 I ² S TRANSMITTER BLOCK DIAGRAM	131
FIGURE 5-6 I2S TRANSMIT/RECEIVE	131
FIGURE 5-7 SPI CONTROLLER BLOCK DIAGRAM	138
FIGURE 5-8 PCM CONTROLLER BLOCK DIAGRAM	162
FIGURE 5-9 GENERIC DMA CONTROLLER BLOCK DIAGRAM	180

List of Tables

TABLE 2-1 MAIN FEATURES.....	9
TABLE 4-1 ABSOLUTE MAXIMUM RATINGS	32
TABLE 4-2 MAXIMUM TEMPERATURES.....	32
TABLE 4-3 OPERATING CONDITIONS	32
TABLE 4-4 THERMAL CHARACTERISTICS	32
TABLE 4-5 EXTERNAL XTAL SPECIFICATIONS.....	33
TABLE 4-6 DC ELECTRICAL CHARACTERISTICS.....	33
TABLE 4-7 VDD 2.5V ELECTRICAL CHARACTERISTICS	33
TABLE 4-8 VDD 1.8V ELECTRICAL CHARACTERISTICS	33
TABLE 4-9 VDD 3.3V ELECTRICAL CHARACTERISTICS	34
TABLE 4-10 DDR2 SDRAM INTERFACE DIAGRAM KEY	36
TABLE 4-11 SPI INTERFACE DIAGRAM KEY	37
TABLE 4-12 I2S INTERFACE DIAGRAM KEY	38
TABLE 4-13 PCM INTERFACE DIAGRAM KEY	39
TABLE 4-14 POWER ON SEQUENCE DIAGRAM KEY.....	40
TABLE 5-1 THE IIR[5:0] CODES ASSOCIATED WITH THE POSSIBLE INTERRUPTS	150
TABLE 5-2 DIVISOR NEEDED TO GENERATE A GIVEN BAUD RATE	156
TABLE 5-3 DIVISOR NEEDED TO GENERATE A GIVEN BAUD RATE FROM 13MHZ BASED ON DIFFERENT HIGHSPEED VALUE	157
TABLE 5-4 DIVISOR NEEDED TO GENERATE A GIVEN BAUD RATE FROM 26 MHZ BASED ON DIFFERENT HIGHSPEED VALUE	158
TABLE 5-5 DIVISOR NEEDED TO GENERATE A GIVEN BAUD RATE FROM 52 MHZ BASED ON DIFFERENT HIGHSPEED VALUE	158

1. Overview

MediaTek MT7688 chipset integrates a 1T1R 802.11n Wi-Fi radio, a 580MHz MIPS® 24KEc™ CPU, 1-port fast Ethernet PHY, USB2.0 host, PCIe, SD-XC, I2S/PCM and multiple low-speed IOs in a single SOC. The MT7688 supports two operation modes – IoT gateway and IoT device mode. In IoT gateway mode, the PCIe interface can connect to an 802.11ac chipset and be used as an 11ac dual-band concurrent gateway. The high-performance USB 2.0 allows MT7688 to add 3G/LTE modem support or a H.264 ISP for wireless IP camera. The IoT gateway mode also supports touch panel and Bluetooth Low Energy, Zigbee/Z-Wave and Sub-1 GHz RF for smart home control. In IoT device mode, MT7688 supports eMMC, SD-XC and USB 2.0 in addition to Wi-Fi high quality audio via 192Kbps/24bits I2S interface and VoIP application through PCM, as well as peripheral interfaces including PWM, SPI slave, 3rd UART and more GPIOs.

1.1 Features

- Embedded MIPS24KEc (575/580 MHz) with 64 KB I-Cache and 32 KB D-Cache
- 1T1R 2.4 GHz with 150 Mbps PHY data rate
- Legacy 802.11b/g and HT 802.11n modes
- 20/40 MHz channel bandwidth
- 802.11v
- Space Time Block Coding (STBC)
- 16-bit DDR1/2 up to 128/256 Mbytes
- x1 USB 2.0 Host, x1 PCIe Root Complex
- 1-port 10/100 FE PHY
- SD-XC, eMMC, I2C, PCM, I2S(192K/24bits), PWM, SPI master/slave, UART lite, JTAG, GPIO
- Internet Of Things
- Embedded PMU
- Green AP/STA
 - Intelligent Clock Scaling (exclusive)
 - DDRII: ODT off, Self-refresh mode
- QoS: WMM, WMM-PS
- 16 Multiple BSSID
- iPA/iLNA and ePA/eLNA
- 24 STA-Proxy
- AES128/256-CBC
- WEP64/128, TKIP, AES, WPA, WPA2, WAPI
- WPS: PBC, PIN
- AP/STA Firmware: Linux 2.6.36 SDK, OpenWrt 3.10 SDK, eCOS with IPv6

Figure 1-1 illustrates the function diagram in IoT device mode.




Figure 1-1 IoT Device Mode Functional Block Diagram

Figure 1-2 illustrates the functional block diagram in IoT gateway mode.




Figure 1-2 IoT Gateway Mode Functional Block Diagram

2. Main Features

The following table covers the main features offered by the MT7688KN and MT7688AN. Overall, the MT7688KN supports the requirements of an entry-level AP/router, while the more advanced MT7688AN supports a number of interfaces together with a large maximum RAM capacity.

Features	MT7688KN	MT7688AN
CPU	MIPS24KEc (580 MHz)	MIPS24KEc (580 MHz)
Total DMIPs	580 x 1.6 DMIPs	580 x 1.6 DMIPs
I-Cache, D-Cache	64 KB, 32 KB	64 KB, 32 KB
L2 Cache	n/a	n/a
Memory		
DRAM Device width support	16 bits	16 bits
DDR1	64 Mb (MCM), 193 MHz	2 Gb, 193 MHz
DDR2	n/a	2 Gb, 193 MHz
SPI Flash	3B addr mode (max 128Mbit) 4B addr mode (max 512Mbit)	3B addr mode (max 128Mbit) 4B addr mode (max 512Mbit)
SD	n/a	SD-XC (class 10)
RF	1T1R 802.11n 2.4 GHz	1T1R 802.11n 2.4 GHz
PCIe	1	1
USB 2.0	1	1
Switch	5p FE SW	5p FE SW
I2S	1	1
PCM	1	1
I2C	1	1
UART	2 (Lite)	2 (Lite)
JTAG	1	1
Package	DR-QFN120- 10 mm x 10 mm	DR-QFN156- 12 mm x 12 mm

Table 2-1 Main Features

3. Pins

3.1 MT7688AN DR-QFN (12 mm x 12 mm) 156-Pin Package Diagram

3.1.1 Up-left side




Figure 3-1 MT7688AN DR-QFN Pin Diagram (up-left view)

3.1.2 Down-left side




Figure 3-2 MT7688AN DR-QFN Pin Diagram (down-left view)

3.1.3 Down-right side




Figure 3-3 MT7688AN DR-QFN Pin Diagram (down-right view)

Note: DR-QFN support DDR1 and DDR2 pin shuffle depend on the bootstrap.

3.1.4 Up-right side




Figure 3-4 MT7688AN DR-QFN Pin Diagram (up-right view)

3.1.5 Pin Description

Pins	Name	Type	Driv.	Description
RF				
3,4	WF0_RFION_1 WF0_RFION_2	A		WF0 main path RF I/O
5,6	WF0_RFIOP_1 WF0_RFIOP_2	A		WF0 main path RF I/O
11	NC			
12	NC			
9	NC			
156	WF0_LNA_EXT	A		WF0 aux. path LNA input
151	XTALIN	I		Crystal oscillator input
153	CLKOUTP	O		XO reference clock output
150	AVDD33_XTA	P		3.3V XTAL Power Supply Pin
152	AVSS33_XTAL	G		3.3V XTAL Ground Pin
8	AVDD33_WF0_TX	P		3.3V RF Channel 0 Supply Power
14	AVDD33_WF1_TX	P		3.3V RF Channel 1 Supply Power
15	AVDD33_WF1_TRX	P		1.65V to 3.3V RF Channel 1 Supply Power
149	AVDD33_WF_RFDIG	P		1.65V to 3.3V RF DIG and AFE Supply Power
154	AVDD33_WF_SX	P		1.65V to 3.3V RF Supply Power
155	AVDD33_WF0_TRX	P		1.65V to 3.3V RF Channel 0 Supply Power
1,2 7, 10,13	AVSS33_RF	G		3.3V RF Shielding Ground Pin
WLAN LED				
144	WLED_N	O	4 mA	WLAN Activity LED
UART0 Lite				
31	RXD0	I	4 mA	UART0 Lite RXD
30	TXD0	O, IPD	4 mA	UART0 Lite TXD
UART1 Lite				
147	TXD1	O, IPU	4 mA	UART1 Lite TXD
148	RXD1	I	4 mA	UART1 Lite RXD
I2S				
16	I2S_SDI	I	4 mA	I2S data input
17	I2S_SDO	O, IPD	4 mA	I2S data output
18	I2S_WS	I/O	4 mA	I2S word select
19	I2S_CLK	I/O	4 mA	I2S clock
I2C				
21	I2C_SD	I/O	4 mA	I2C Data
20	I2C_SCLK	I/O	4 mA	I2C Clock
SPI				
26	SPI_MISO	I/O	4 mA	SPI Master input/Slave output
27	SPI_MOSI	I/O, IPD	4 mA	SPI Master output/Slave input
25	SPI_CLK	O, IPU	4 mA	SPI clock
28	SPI_CS0	O	4 mA	SPI chip select0
24	SPI_CS1	O, IPD	4 mA	SPI chip select1

Pins	Name	Type	Driv.	Description
GPIO				
29	GPIO0	I/O, IPD	4 mA	General Purpose I/O
5-Port EPHY				
143	EPHY_LED0_N_JTDO	I/O	4 mA	10/100 PHY Port #0 activity LED, JTAG_TDO
142	EPHY_LED1_N_JTDI	I/O	4 mA	10/100 PHY Port #1 activity LED, JTAG_TDI
141	EPHY_LED2_N_JTMS	I/O	4 mA	10/100 PHY Port #2 activity LED, JTAG_TMS
140	EPHY_LED3_N_JTCLK	I/O	4 mA	10/100 PHY Port #3 activity LED, JTAG_CLK
139	EPHY_LED4_N_JTRST_N	I/O,	4 mA	10/100 PHY Port #4 activity LED, JTAG_TRST_N
39	EPHY_VRT	A		Connect to an external resistor to provide accurate bias current
33	MDI_RP_P0	A		10/100 PHY Port #0 RXP
34	MDI_RN_P0	A		10/100 PHY Port #0 RXN
35	MDI_TP_P0	A		10/100 PHY Port #0 TXP
36	MDI_TN_P0	A		10/100 PHY Port #0 TXN
40	MDI_TP_P1	A		General purpose IO (SD-XC, eMMC...etc)
42	MDI_TN_P1	A		General purpose IO (SD-XC, eMMC...etc)
43	MDI_RP_P1	A		General purpose IO (SD-XC, eMMC...etc)
44	MDI_RN_P1	A		General purpose IO (SD-XC, eMMC...etc)
45	MDI_RP_P2	A		General purpose IO (SD-XC, eMMC...etc)
46	MDI_RN_P2	A		General purpose IO (SD-XC, eMMC...etc)
47	MDI_TP_P2	A		General purpose IO (SD-XC, eMMC...etc)
48	MDI_TN_P2	A		General purpose IO (SD-XC, eMMC...etc)
49	MDI_TP_P3	A		General purpose IO (SD-XC, eMMC...etc)
50	MDI_TN_P3	A		General purpose IO (SD-XC, eMMC...etc)
51	MDI_RP_P3	A		General purpose IO (SD-XC, eMMC...etc)
52	MDI_RN_P3	A		General purpose IO (SD-XC, eMMC...etc)
54	MDI_RP_P4	A		General purpose IO (SD-XC, eMMC...etc)
55	MDI_RN_P4	A		General purpose IO (SD-XC, eMMC...etc)
56	MDI_TP_P4	A		General purpose IO (SD-XC, eMMC...etc)
57	MDI_TN_P4	A		General purpose IO (SD-XC, eMMC...etc)
32	AVDD33_TX_P0	P		3.3V Supply Power for P0
38	AVDD33_COM	P		3.3V Supply Power for EPHY COM
41, 53	AVDD33_TX_P1234_1 AVDD33_TX_P1234_2	P		3.3V Supply Power for P1 ~ P4
Misc.				
136	REF_CLKO	O, IPD	4 mA	Reference Clock Ouptut
138	PORST_N	I, IPU	4 mA	Power on reset
137	WDT_RST_N	O	4 mA	Watchdog timeout reset
USB PHY				
60	AVDD33_USB	P		3.3 V USB PHY analog power supply
59	USB_VRT	I/O		Connect to an external 5.1 kΩ resistor for band-gap reference circuit
62	USB_DM	I/O		USB Port0 data pin Data-
61	USB_DP	I/O		USB Port0 data pin Data+

Pins	Name	Type	Driv.	Description
PCIe PHY				
135	PERST_N	O, IPD	4mA	PCIe device reset
134	AVDD33_PCIE	P		3.3 V PCIe PHY analog power supply
131	AVDD12_PCIE	P		1.2 V PCIe PHY digital power supply
128	PCIE_IO_VSS	G		PCIe PHY Ground Pin
133	PCIE_CKPO	I/O		External reference clock output (positive)
132	PCIE_CKN0	I/O		External reference clock output (negative)
127	PCIE_TXP0	I/O		PCIe0 differential transmit TX +
126	PCIE_TXN0	I/O		PCIe0 differential transmit TX -
129	PCIE_RXP0	I/O		PCIe0 differential receiver RX +
130	PCIE_RXN0	I/O		PCIe0 differential receiver RX -
DDR2				
65	MD15	I/O	8 mA	DDR2 Data bit #15
114	MD14	I/O	8 mA	DDR2 Data bit #14
67	MD13	I/O	8 mA	DDR2 Data bit #13
111	MD12	I/O	8 mA	DDR2 Data bit #12
110	MD11	I/O	8 mA	DDR2 Data bit #11
68	MD10	I/O	8 mA	DDR2 Data bit #10
112	MD9	I/O	8 mA	DDR2 Data bit #9
66	MD8	I/O	8 mA	DDR2 Data bit #8
70	MD7	I/O	8 mA	DDR2 Data bit #7
109	MD6	I/O	8 mA	DDR2 Data bit #6
73	MD5	I/O	8 mA	DDR2 Data bit #5
106	MD4	I/O	8 mA	DDR2 Data bit #4
105	MD3	I/O	8 mA	DDR2 Data bit #3
69	MD2	I/O	8 mA	DDR2 Data bit #2
107	MD1	I/O	8 mA	DDR2 Data bit #1
71	MD0	I/O	8 mA	DDR2 Data bit #0
83	MA13	O	8 mA	DDR2 Address bit #13
96	MA12	O	8 mA	DDR2 Address bit #12
85	MA11	O	8 mA	DDR2 Address bit #11
92	MA10	O	8 mA	DDR2 Address bit #10
94	MA9	O	8 mA	DDR2 Address bit #9
84	MA8	O	8 mA	DDR2 Address bit #8
95	MA7	O	8 mA	DDR2 Address bit #7
86	MA6	O	8 mA	DDR2 Address bit #6
93	MA5	O	8 mA	DDR2 Address bit #5
82	MA4	O	8 mA	DDR2 Address bit #4
97	MA3	O	8 mA	DDR2 Address bit #3
87	MA2	O	8 mA	DDR2 Address bit #2
88	MA1	O	8 mA	DDR2 Address bit #1
80	MA0	O	8 mA	DDR2 Address bit #0
101	MBA2	O	8 mA	DDR2 MBA #2
99	MBA1	O	8 mA	DDR2 MBA #1

Pins	Name	Type	Driv.	Description
100	MBA0	O	8 mA	DDR2 MBA #0
74	MODT	O	8 mA	DDR2 ODT
81	MRAS	O	8 mA	DDR2 MRAS_N
75	MCAS	O	8 mA	DDR2 MCAS_N
102	MWE	O	8 mA	DDR2 MWE_N
77	MCK_P	O	8 mA	DDR2 MCK_P
76	MCK_N	O	8 mA	DDR2 MCK_N
64	MDQM1	O	8 mA	DDR2 MDQM#1
108	MDQM0	O	8 mA	DDR2 MDQM#0
78	MCS	O	8 mA	DDR2 MCS
72	MDQS1	I/O	8 mA	DDR2 MDQS#1
113	MDQS0	I/O	8 mA	DDR2 MDQS#0
103	MCKE	O	8 mA	DDR2 MCKE
63	DDR_IO_VSS_1	G		DDR IO Ground pins
115	DDR_IO_VSS_2			
79	DDR_IO_1V8D_1	P		
98	DDR_IO_1V8D_2			
116	DDR_IO_1V8D_3			
90	DDR_IO_VREF_1	A		DDR reference voltage
104	DDR_IO_VREF_2			
DDR1				
64	MD15	I/O	8 mA	DDR1 Data bit #15
65	MD14	I/O	8 mA	DDR1 Data bit #14
66	MD13	I/O	8 mA	DDR1 Data bit #13
67	MD12	I/O	8 mA	DDR1 Data bit #12
68	MD11	I/O	8 mA	DDR1 Data bit #11
69	MD10	I/O	8 mA	DDR1 Data bit #10
70	MD9	I/O	8 mA	DDR1 Data bit #9
71	MD8	I/O	8 mA	DDR1 Data bit #8
106	MD7	I/O	8 mA	DDR1 Data bit #7
107	MD6	I/O	8 mA	DDR1 Data bit #6
108	MD5	I/O	8 mA	DDR1 Data bit #5
109	MD4	I/O	8 mA	DDR1 Data bit #4
110	MD3	I/O	8 mA	DDR1 Data bit #3
111	MD2	I/O	8 mA	DDR1 Data bit #2
112	MD1	I/O	8 mA	DDR1 Data bit #1
114	MD0	I/O	8 mA	DDR1 Data bit #0
88	MA13	O	8 mA	DDR1 Address bit #13
86	MA12	O	8 mA	DDR1 Address bit #12
85	MA11	O	8 mA	DDR1 Address bit #11
99	MA10	O	8 mA	DDR1 Address bit #10
84	MA9	O	8 mA	DDR1 Address bit #9
83	MA8	O	8 mA	DDR1 Address bit #8
82	MA7	O	8 mA	DDR1 Address bit #7
81	MA6	O	8 mA	DDR1 Address bit #6

Pins	Name	Type	Driv.	Description
80	MA5	O	8 mA	DDR1 Address bit #5
74	MA4	O	8 mA	DDR1 Address bit #4
103	MA3	O	8 mA	DDR1 Address bit #3
102	MA2	O	8 mA	DDR1 Address bit #2
101	MA1	O	8 mA	DDR1 Address bit #1
100	MA0	O	8 mA	DDR1 Address bit #0
97	MBA1	O	8 mA	DDR1 MBA #1
96	MBA0	O	8 mA	DDR1 MBA #0
94	MRAS	O	8 mA	DDR1 MRAS_N
93	MCAS	O	8 mA	DDR1 MCAS_N
92	MWE	O	8 mA	DDR1 MWE_N
77	MCK_P	O	8 mA	DDR1 MCK_P
76	MCK_N	O	8 mA	DDR1 MCK_N
73	MDQM1	O	8 mA	DDR1 MDQM#1
105	MDQM0	O	8 mA	DDR1 MDQM#0
95	MCS	O	8 mA	DDR1 MCS
72	MDQS1	I/O	8 mA	DDR1 MDQS#1
113	MDQS0	I/O	8 mA	DDR1 MDQS#0
87	MCKE	O	8 mA	DDR1 MCKE
63	DDR_IO_VSS_1	G		DDR IO Ground pins
75	DDR_IO_VSS_2			
78	DDR_IO_VSS_3			
115	DDR_IO_VSS_4			
79	DDR_IO_1V8D_1	P		DDR IO Supply power
98	DDR_IO_1V8D_2			
116	DDR_IO_1V8D_3			
90	DDR_IO_VREF_1	A		DDR reference voltage
104	DDR_IO_VREF_2			
PMU				
118	LXBK_1	O		Buck Switching node
119	LXBK_2			
122	VOUT_FB	A		Buck vout feedback pin
117	AVDD33_SMPS	P		Buck 3.3V Supply power
120	AVSS33_SMPS_1	G		Buck Gound pin
121	AVSS33_SMPS_2			
123	AVDD33_DDRLDO_1	P		DDR LDO 3.3V Supply power
124	AVDD33_DDRLDO_2			
125	DDR LDO	O		DDR LDO 1.8V/2.5V output voltage
Power				
23	SOC_IO_V33D_1	P		3.3 V digital I/O power supply
146	SOC_IO_V33D_2			
22	SOC_CO_V12D_1	P		1.2 V digital core power supply
58	SOC_CO_V12D_2			
89	SOC_CO_V12D_3			
91	SOC_CO_V12D_4			
145	SOC_CO_V12D_5			
EPAD	GND	G		Ground pin

Pins	Name	Type	Driv.	Description
------	------	------	-------	-------------

Total: 156 pins

- Note:
- IPD : Internal pull-down
 - IPU : Internal pull-up
 - I : Input
 - O : Output
 - IO : Bi-directional
 - P : Power
 - G : Ground
 - NC : Not connected

3.2 MT7688KN DR-QFN (10 mm x 10 mm) 120-Pin Package Diagram

3.2.1 Left side vie




Figure 3-5 MT7688KN DR-QFN Pin Diagram (left view)




Figure 3-6 MT7688KN DR-QFN Pin Diagram (right side view)

3.2.3 Pin Description

Pins	Name	Type	Driv.	Description
RF				
2	WF0_RFION_1	A		WF0 main path RF I/O
3	WF0_RFION_2			
4	WF0_RFIOP_1	A		WF0 main path RF I/O
5	WF0_RFIOP_2			
8	NC			
9	NC			
10	NC			
11	NC			
7	NC			
1	WF0_LNA_EXT	A		WF0 aux. path LNA input
116	XTALIN	I		Crystal oscillator input
118	CLKOUTP	O		XO reference clock output
114	AVDD33_XTAL	P		3.3V XTAL Power Supply Pin
115	AVS33_XTAL_1	G		3.3V XTAL Ground Pin
117	AVS33_XTAL_2			
6	AVDD33_WF0_TX	P		3.3V RF Channel 0 Supply Power
12	AVDD33_WF1_TX	P		3.3V RF Channel 1 Supply Power
13	AVDD33_WF1_TRX	P		1.65V to 3.3V RF Channel 1 Supply Power
113	AVDD33_WF_RFDIG	P		1.65V to 3.3V RF DIG and AFE Supply Power
119	AVDD33_WF_SX	P		1.65V to 3.3V RF Supply Power
120	AVDD33_WF0_TRX	P		1.65V to 3.3V RF Channel 0 Supply Power
WLAN LED				
85	WLED_N	O	4 mA	WLAN Activity LED
UART0 Lite				
28	TXD0	O, IPD	4 mA	UART0 Lite TXD
29	RXD0	I		UART0 Lite RXD
UART1 Lite				
111	TXD1	O, IPU	4 mA	UART1 Lite TXD
112	RXD1	I		UART1 Lite RXD
I2S				
14	I2S_SDI	I/O	4 mA	I2S data input
15	I2S_SDO	O, IPD	4 mA	I2S data output
16	I2S_WS	I/O	4 mA	I2S word select
17	I2S_CLK	I/O	4 mA	I2S clock
I2C				
19	I2C_SD	I/O	4 mA	I2C Data
18	I2C_SCLK	I/O	4 mA	I2C Clock
SPI				
24	SPI_MISO	I/O	4 mA	SPI Master input/Slave output
25	SPI_MOSI	I/O, IPD	4 mA	SPI Master output/Slave input
23	SPI_CLK	O, IPU	4 mA	SPI clock
26	SPI_CS0	O	4 mA	SPI chip select0

Pins	Name	Type	Driv.	Description
22	SPI_CS1	O, IPD	4 mA	SPI chip select1
GPIO				
27	GPIO0	I/O, IPD	4 mA	General Purpose I/O
5-Port EPHY				
84	EPHY_LED0_N_JTDO	I/O	4 mA	10/100 PHY Port #0 activity LED, JTAG_TDO
83	EPHY_LED1_N_JTDI	I/O	4 mA	10/100 PHY Port #1 activity LED, JTAG_TDI
82	EPHY_LED2_N_JTMS	I/O	4 mA	10/100 PHY Port #2 activity LED, JTAG_TMS
81	EPHY_LED3_N_JTCLK	I/O	4 mA	10/100 PHY Port #3 activity LED, JTAG_CLK
80	EPHY_LED4_N_JTRST_N	I/O,	4 mA	10/100 PHY Port #4 activity LED, JTAG_TRST_N
35	EPHY_VRT	A		Connect to an external resistor to provide accurate bias current
31	MDI_RP_P0	A		10/100 PHY Port #0 RXP
32	MDI_RN_P0	A		10/100 PHY Port #0 RXN
33	MDI_TP_P0	A		10/100 PHY Port #0 TXP
34	MDI_TN_P0	A		10/100 PHY Port #0 TXN
37	MDI_TP_P1	A		General purpose IO (SD-XC, eMMC...etc)
39	MDI_TN_P1	A		General purpose IO (SD-XC, eMMC...etc)
40	MDI_RP_P1	A		General purpose IO (SD-XC, eMMC...etc)
41	MDI_RN_P1	A		General purpose IO (SD-XC, eMMC...etc)
42	MDI_RP_P2	A		General purpose IO (SD-XC, eMMC...etc)
43	MDI_RN_P2	A		General purpose IO (SD-XC, eMMC...etc)
44	MDI_TP_P2	A		General purpose IO (SD-XC, eMMC...etc)
45	MDI_TN_P2	A		General purpose IO (SD-XC, eMMC...etc)
46	MDI_TP_P3	A		General purpose IO (SD-XC, eMMC...etc)
47	MDI_TN_P3	A		General purpose IO (SD-XC, eMMC...etc)
48	MDI_RP_P3	A		General purpose IO (SD-XC, eMMC...etc)
49	MDI_RN_P3	A		General purpose IO (SD-XC, eMMC...etc)
51	MDI_RP_P4	A		General purpose IO (SD-XC, eMMC...etc)
52	MDI_RN_P4	A		General purpose IO (SD-XC, eMMC...etc)
53	MDI_TP_P4	A		General purpose IO (SD-XC, eMMC...etc)
54	MDI_TN_P4	A		General purpose IO (SD-XC, eMMC...etc)
30	AVDD33_TX_P0	P		3.3V Supply Power for P0
36	AVDD33_COM	P		3.3V Supply Power for EPHY COM
38	AVDD33_TX_P1234_1	P		3.3V Supply Power for P1 ~ P4
50	AVDD33_TX_P1234_2			
Misc.				
106	REF_CLKO	O, IPD	4 mA	Reference Clock Ouptut
108	PORST_N	I		Power on reset
107	WDT_RST_N	O	4 mA	Watchdog Reset
USB PHY				
58	AVDD33_USB	P		3.3 V USB PHY analog power supply
57	USB_VRT	A		Connect to an external 5.1 kΩ resistor for band-gap reference circuit

Pins	Name	Type	Driv.	Description
60	USB_DM	I/O		USB Port0 data pin Data-
59	USB_DP	I/O		USB Port0 data pin Data+
PCIe PHY				
105	PERST_N	O, IPD	4mA	PCIe device reset
98	PCIE_IO_VSS	G		PCIe Ground pin
101	AVDD12_PCIE	P		1.2 V PCIe PHY digital power supply
104	AVDD33_PCIE	P		3.3 V PCIe PHY analog power supply
103	PCIE_CKPO	O		External reference clock output (positive)
102	PCIE_CKN0	O		External reference clock output (negative)
97	PCIE_TXP0	I/O		PCIe0 differential transmit TX +
96	PCIE_TXN0	I/O		PCIe0 differential transmit TX -
99	PCIE_RXP0	I/O		PCIe0 differential receiver RX +
100	PCIE_RXN0	I/O		PCIe0 differential receiver RX -
PMU				
89	LXBK_1	O		Buck Switching node
90	LXBK_2			
93	VOUT_FB	A		Buck vout feedback pin
87	AVDD33_SMPS_1	P		Buck 3.3V Supply power
88	AVDD33_SMPS_2			
91	AVSS33_SMPS_1	G		Buck Gound pin
92	AVSS33_SMPS_2			
94	AVDD33_DDRLDO	P		DDRLDO 3.3V Supply power
95	DDRLDO	O		DDRLDO 1.8V/2.5V output voltage
Power/Ground				
21	SOC_IO_V33D_1	P		3.3 V digital I/O power supply
86	SOC_IO_V33D_2			
110	SOC_IO_V33D_3			
61	DDR_IO_VSS_1	G		DDR IO Ground pins
62	DDR_IO_VSS_2	G		
63	DDR_IO_VSS_3	G		
66	DDR_IO_1V8D_1	P		DDR IO 1.8V Supply power
67	DDR_IO_1V8D_2	P		
78	DDR_IO_1V8D_3	P		
79	DDR_IO_1V8D_4	P		
73	DDR_IO_VREF_1	A		DDR reference voltage
76	DDR_IO_VREF_2	A		
77	DDR_IO_VREF_3	A		
20	SOC_CO_V12D_1	P		1.2 V digital core power supply
55	SOC_CO_V12D_2			
56	SOC_CO_V12D_3			
71	SOC_CO_V12D_4			
72	SOC_CO_V12D_5			
74	SOC_CO_V12D_6			
75	SOC_CO_V12D_7			
109	SOC_CO_V12D_8			
EPAD	GND	G		Ground pin
NC				

Pins	Name	Type	Driv.	Description
64	NC_1	NC		No connected
65	NC_2			
68	NC_3			
69	NC_4			
70	NC_5			

Total: 120 pins

Note:

- IPD : Internal pull-down
- IPU : Internal pull-up
- I : Input
- O : Output
- IO : Bi-directional
- P : Power
- G : Ground
- NC : Not connected

3.3 Pin Sharing Schemes

Some pins are shared with GPIO to provide maximum flexibility for system designers. The MT7688 provides up to 41 GPIO pins. Users can configure GPIO1_MODE and GPIO2_MODE registers in the System Control block to specify the pin function, or they can use the registers specified below. For more information, see the Programmer's Guide. Unless specified explicitly, all the GPIO pins are in input mode after reset.

3.3.1 GPIO pin share scheme

I/O Pad Group	Normal Mode	GPIO Mode
UART1	UART_RXD1	GPIO#46
	UART_TXD1	GPIO#45
WLED_AN	WLED_N (7688AN)	GPIO#44
P0_LED_AN	EPHY_LED0_N_JTDO (7688AN)	GPIO#43
P1_LED_AN	EPHY_LED1_N_JTDI (7688AN)	GPIO#42
P2_LED_AN	EPHY_LED2_N_JTMS (7688AN)	GPIO#41
P3_LED_AN	EPHY_LED3_N_JTCLK (7688AN)	GPIO#40
P4_LED_AN	EPHY_LED4_N_JTRST_N (7688AN)	GPO#39
WDT	WDT_RST_N	GPO#38
REFCLK	REF_CLKO	GPIO#37
PERST	PERST_N	GPIO#36
WLED_KN	WLED_N (7688KN)	GPIO#35
P0_LED_KN	EPHY_LED0_N_JTDO (7688KN)	GPIO#34
P1_LED_KN	EPHY_LED1_N_JTDI (7688KN)	GPIO#33
P2_LED_KN	EPHY_LED2_N_JTMS (7688KN)	GPIO#32
P3_LED_KN	EPHY_LED3_N_JTCLK (7688KN)	GPIO#31
P4_LED_KN	EPHY_LED4_N_JTRST_N (7688KN)	GPIO#30
SD / eMMC	MDI_TN_P4	GPIO#29
	MDI_TP_P4	GPIO#28
	MDI_RN_P4	GPIO#27
	MDI_RP_P4	GPIO#26
	MDI_RN_P3	GPIO#25
	MDI_RP_P3	GPIO#24
	MDI_TN_P3	GPIO#23