

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









ZL50016 Enhanced 1 K Digital Switch

Data Sheet

May 2013

Features

- 1024 channel x 1024 channel non-blocking digital Time Division Multiplex (TDM) switch at 4.096 Mbps, 8.192 Mbps and 16.384 Mbps or using a combination of ports running at 2.048 Mbps, 4.096 Mbps, 8.192 Mbps, and 16.384 Mbps
- 16 serial TDM input, 16 serial TDM output streams
- Output streams can be configured as bidirectional for connection to backplanes
- Exceptional input clock cycle to cycle variation tolerance (20 ns for all rates)
- Per-stream input and output data rate conversion selection at 2.048 Mbps, 4.096 Mbps, 8.192 Mbps, or 16.384 Mbps. Input and output data rates can differ
- Per-stream high impedance control outputs (STOHZ) for 8 output streams
- Per-stream input bit delay with flexible sampling point selection

Ordering Information

ZL50016GAG2 256 Ball PBGA*

Trays, Bake & Drypack

*Pb Free Tin/Silver/Copper -40°C to +85°C

- Per-stream output bit and fractional bit advancement
- Per-channel ITU-T G.711 PCM A-Law/μ-Law Translation
- Input clock: 4.096 MHz, 8.192 MHz, 16.384 MHz
- Input frame pulses:61 ns, 122 ns, 244 ns
- Four frame pulse and four reference clock outputs
- Three programmable delayed frame pulse outputs
- Per-channel constant or variable throughput delay for frame integrity and low latency applications
- Per Stream (16) Bit Error Rate Test circuits complying to ITU-O.151




Figure 1 - ZL50016 Functional Block Diagram



Data Sheet

- Per-channel high impedance output control
- Per-channel message mode

Microsemi

- Control interface compatible with Intel and Motorola 16-bit non-multiplexed buses
- Connection memory block programming
- Supports ST-BUS and GCI-Bus standards for input and output timing
- IEEE-1149.1 (JTAG) test port
- 3.3 V I/O with 5 V tolerant inputs; 1.8 V core voltage

Applications

- PBX and IP-PBX
- Small and medium digital switching platforms
- Remote access servers and concentrators
- Wireless base stations and controllers
- Multi service access platforms
- **Digital Loop Carriers**
- Computer Telephony Integration

Description

The ZL50016 is a maximum 1024 x 1024 channel non-blocking digital Time Division Multiplex (TDM) switch. It has sixteen input streams (STi0 - 15) and sixteen output streams (STio0 - 15). The device can switch 64 kbps and Nx64 kbps TDM channels from any input stream to any output stream. Each of the input and output streams can be independently programmed to operate at any of the following data rates: 2.048 Mbps, 4.096 Mbps, 8.192 Mbps, or 16.384 Mbps. The ZL50016 provides up to eight high impedance control outputs (STOHZ0 - 7) to support the use of external tristate drivers for the first eight output streams (STio0 - 15). The output streams can be configured to operate in bi-directional mode, in which case STi0 - 15 will be ignored.

The device contains two types of internal memory - data memory and connection memory. There are four modes of operation - Connection mode, Message mode, BER mode, and high impedance mode. In Connection Mode, the contents of the connection memory define, for each output stream and channel, the source stream and channel (the actual data to be output is stored in the data memory). In Message Mode, the connection memory is used for the storage of microprocessor data. Using Microsemi's Message Mode capability, microprocessor data can be broadcast to the data output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other TDM devices. In BER mode the output channel data is replaced with a pseudorandom bit sequence (PRBS) from one of 16 PRBS generators that generates a 2¹⁵-1 pattern. On the input side channels can be routed to one of 16 bit error detectors. In high impedance mode the selected output channel can be put into a high impedance state.

The configurable non-multiplexed microprocessor port allows users to program various device operating modes and switching configurations. Users can employ the microprocessor port to perform register read/write, connection memory read/write, and data memory read operations. The port is configurable to interface with either Motorola or Intel-type microprocessors.

The device also supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.



Table of Contents

Features	
Applications	
Description	
Changes Summary	
1.0 Pinout Diagrams	
1.1 BGA Pinout	
1.2 QFP Pinout	
2.0 Pin Description	
3.0 Device Overview	
4.0 Data Rates and Timing	
4.1 External High Impedance Control, STOHZ0 - 7	
4.2 Input Clock (CKi) and Input Frame Pulse (FPi) Timing	
5.0 ST-BUS and GCI-Bus Timing	
6.0 Output Timing Generation	
7.0 Data Input Delay and Data Output Advancement	
7.1 Input Bit Delay Programming.	
7.2 Input Bit Sampling Point Programming	
7.3 Output Advancement Programming	
7.4 Fractional Output Bit Advancement Programming	
8.0 Data Delay Through the Switching Paths	
8.1 Variable Delay Mode	
8.2 Constant Delay Mode	
9.0 Connection Memory Description	
10.0 Connection Memory Block Programming	
10.1 Memory Block Programming Procedure	
11.0 Device Operation in Divided Clock and Multiplied Clock Modes	
11.1 Divided Clock Mode Operation	
11.2 Multiplied Clock Mode Operation	. 31
11.3 Output Clock Frequencies	
12.0 Microprocessor Port	
13.0 Device Reset and Initialization	
13.1 Power-up Sequence	. 32
13.1 Power-up Sequence	. 32
13.1 Power-up Sequence	. 32
13.1 Power-up Sequence 13.2 Device Initialization on Reset 13.3 Software Reset 14.0 Pseudo Random Bit Generation and Error Detection	. 32 . 32 . 33
13.1 Power-up Sequence 13.2 Device Initialization on Reset 13.3 Software Reset 14.0 Pseudo Random Bit Generation and Error Detection 15.0 PCM A-law/m-law Translation	. 32 . 32 . 33 . 33
13.1 Power-up Sequence 13.2 Device Initialization on Reset 13.3 Software Reset 14.0 Pseudo Random Bit Generation and Error Detection 15.0 PCM A-law/m-law Translation 16.0 Quadrant Frame Programming	. 32 . 33 . 33 . 34
13.1 Power-up Sequence 13.2 Device Initialization on Reset 13.3 Software Reset 14.0 Pseudo Random Bit Generation and Error Detection 15.0 PCM A-law/m-law Translation 16.0 Quadrant Frame Programming 17.0 JTAG Port	. 32 . 33 . 33 . 34 . 34
13.1 Power-up Sequence 13.2 Device Initialization on Reset 13.3 Software Reset 14.0 Pseudo Random Bit Generation and Error Detection 15.0 PCM A-law/m-law Translation 16.0 Quadrant Frame Programming. 17.0 JTAG Port 17.1 Test Access Port (TAP).	. 32 . 33 . 33 . 34 . 34 . 35
13.1 Power-up Sequence 13.2 Device Initialization on Reset 13.3 Software Reset 14.0 Pseudo Random Bit Generation and Error Detection 15.0 PCM A-law/m-law Translation 16.0 Quadrant Frame Programming 17.0 JTAG Port 17.1 Test Access Port (TAP) 17.2 Instruction Register	. 32 . 33 . 33 . 34 . 35 . 35
13.1 Power-up Sequence 13.2 Device Initialization on Reset 13.3 Software Reset 14.0 Pseudo Random Bit Generation and Error Detection 15.0 PCM A-law/m-law Translation 16.0 Quadrant Frame Programming 17.0 JTAG Port 17.1 Test Access Port (TAP) 17.2 Instruction Register 17.3 Test Data Registers	. 32 . 33 . 33 . 34 . 35 . 35 . 36
13.1 Power-up Sequence 13.2 Device Initialization on Reset 13.3 Software Reset 14.0 Pseudo Random Bit Generation and Error Detection 15.0 PCM A-law/m-law Translation 16.0 Quadrant Frame Programming 17.0 JTAG Port 17.1 Test Access Port (TAP) 17.2 Instruction Register 17.3 Test Data Registers 17.4 BSDL	. 32 . 33 . 33 . 34 . 35 . 35 . 36 . 36
13.1 Power-up Sequence 13.2 Device Initialization on Reset 13.3 Software Reset 14.0 Pseudo Random Bit Generation and Error Detection 15.0 PCM A-law/m-law Translation 16.0 Quadrant Frame Programming 17.0 JTAG Port 17.1 Test Access Port (TAP) 17.2 Instruction Register 17.3 Test Data Registers 17.4 BSDL 18.0 Register Address Mapping	. 32 . 33 . 33 . 34 . 35 . 36 . 36 . 36
13.1 Power-up Sequence 13.2 Device Initialization on Reset 13.3 Software Reset 14.0 Pseudo Random Bit Generation and Error Detection 15.0 PCM A-law/m-law Translation 16.0 Quadrant Frame Programming 17.0 JTAG Port 17.1 Test Access Port (TAP) 17.2 Instruction Register 17.3 Test Data Registers 17.4 BSDL 18.0 Register Address Mapping 19.0 Detailed Register Description	. 32 . 33 . 33 . 34 . 35 . 36 . 36 . 36
13.1 Power-up Sequence 13.2 Device Initialization on Reset 13.3 Software Reset 14.0 Pseudo Random Bit Generation and Error Detection 15.0 PCM A-law/m-law Translation 16.0 Quadrant Frame Programming 17.0 JTAG Port 17.1 Test Access Port (TAP) 17.2 Instruction Register 17.3 Test Data Registers 17.4 BSDL 18.0 Register Address Mapping 19.0 Detailed Register Description 20.0 Memory	. 32 . 33 . 33 . 34 . 35 . 36 . 36 . 36 . 37 . 38
13.1 Power-up Sequence 13.2 Device Initialization on Reset 13.3 Software Reset 14.0 Pseudo Random Bit Generation and Error Detection 15.0 PCM A-law/m-law Translation 16.0 Quadrant Frame Programming 17.0 JTAG Port 17.1 Test Access Port (TAP) 17.2 Instruction Register 17.3 Test Data Registers 17.4 BSDL 18.0 Register Address Mapping 19.0 Detailed Register Description 20.0 Memory 20.1 Memory Address Mappings	. 32 . 32 . 33 . 34 . 35 . 36 . 36 . 36 . 36 . 54
13.1 Power-up Sequence 13.2 Device Initialization on Reset 13.3 Software Reset 14.0 Pseudo Random Bit Generation and Error Detection 15.0 PCM A-law/m-law Translation 16.0 Quadrant Frame Programming 17.0 JTAG Port 17.1 Test Access Port (TAP) 17.2 Instruction Register 17.3 Test Data Registers 17.4 BSDL 18.0 Register Address Mapping 19.0 Detailed Register Description 20.0 Memory	. 32 . 32 . 33 . 34 . 34 . 35 . 36 . 36 . 36 . 36 . 36 . 54 . 55



<i>7</i> I 30130	Data Sheet

21.0 DC Parameters	
22.0 AC Parameters	50







List of Figures

Figure 1 - ZL50016 Functional Block Diagram	. 1
Figure 2 - ZL50016 256-Ball 17 mm x 17 mm PBGA (as viewed through top of package)	. 8
Figure 3 - ZL50016 256-Lead 28 mm x 28 mm LQFP (top view)	. 9
Figure 4 - Input Timing when CKIN1 - 0 bits = "10" in the CR	18
Figure 5 - Input Timing when CKIN1 - 0 bits = "01" in the CR	
Figure 6 - Input Timing when CKIN1 - 0 = "00" in the CR	
Figure 7 - Output Timing for CKo0 and FPo0	
Figure 8 - Output Timing for CKo1 and FPo1	
Figure 9 - Output Timing for CKo2 and FPo2	
Figure 10 - Output Timing for CKo3 and FPo3 with CKoFPo3SEL1-0="11"	
Figure 11 - Input Bit Delay Timing Diagram (ST-BUS)	
Figure 12 - Input Bit Sampling Point Programming	
Figure 13 - Input Bit Delay and Factional Sampling Point	
Figure 14 - Output Bit Advancement Timing Diagram (ST-BUS)	
Figure 15 - Output Fractional Bit Advancement Timing Diagram (ST-BUS)	
Figure 16 - Channel Switching External High Impedance Control Timing	
Figure 17 - Data Throughput Delay for Variable Delay	
Figure 18 - Data Throughput Delay for Constant Delay	
Figure 19 - Timing Parameter Measurement Voltage Levels	
Figure 20 - Motorola Non-Multiplexed Bus Timing - Read Access	
Figure 21 - Motorola Non-Multiplexed Bus Timing - Write Access	
Figure 22 - Intel Non-Multiplexed Bus Timing - Read Access	
Figure 23 - Intel Non-Multiplexed Bus Timing - Write Access	
Figure 24 - JTAG Test Port Timing Diagram	
Figure 25 - Frame Pulse Input and Clock Input Timing Diagram (ST-BUS)	
Figure 26 - Frame Pulse Input and Clock Input Timing Diagram (GCI-Bus)	
Figure 27 - ST-BUS Input Timing Diagram when Operated at 2, 4 or 8 Mbps	
Figure 28 - ST-BUS Input Timing Diagram when Operated at 16 Mbps	
Figure 29 - GCI-Bus Input Timing Diagram when Operated at 2, 4 or 8 Mbps	
Figure 30 - GCI-Bus Input Timing Diagram when Operated at 16 Mbps	
Figure 31 - ST-BUS Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps	
Figure 32 - GCI-Bus Output Timing Diagram when Operated at 2, 4, 8 or 16 Mbps	
Figure 33 - Serial Output and External Control	
Figure 34 - Output Drive Enable (ODE)	
Figure 35 - Input and Output Frame Boundary Offset	
Figure 36 - FPo0 and CKo0 Timing Diagram	
Figure 37 - FPo1/3 and CKo1/3 Timing Diagram	
Figure 38 - FPo2 and CKo2 Timing Diagram	
Figure 39 - FPo3 and CKo3 Timing Diagram	
Figure 40 - Output Timing (ST-BUS Format)	78





List of Tables

Table 1 - CKi and FPi Configurations for Divided Clock Modes	17
Table 2 - CKi and FPi Configurations for Multiplied Clock Mode	18
Table 3 - Output Timing Generation	20
Table 4 - Delay for Variable Delay Mode	28
Table 5 - Connection Memory Low After Block Programming	30
Table 6 - Connection Memory High After Block Programming	30
Table 7 - ZL50016 Operating Modes	31
Table 8 - Generated Output Frequencies	31
Table 9 - Input and Output Voice and Data Coding	34
Table 10 - Definition of the Four Quadrant Frames	34
Table 11 - Quadrant Frame Bit Replacement	35
Table 12 - Address Map for Registers (A13 = 0)	37
Table 13 - Control Register (CR) Bits	38
Table 14 - Internal Mode Selection Register (IMS) Bits	40
Table 15 - Software Reset Register (SRR) Bits	
Table 16 - Output Clock and Frame Pulse Control Register (OCFCR) Bits	42
Table 17 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits	
Table 18 - FPo_OFF[n] Register (FPo_OFF[n]) Bits	
Table 19 - Internal Flag Register (IFR) Bits - Read Only	46
Table 20 - BER Error Flag Register 0 (BERFR0) Blts - Read Only	46
Table 21 - BER Receiver Lock Register 0 (BERLR0) Bits - Read Only	
Table 22 - Stream Input Control Register 0 - 15 (SICR0 - 15) Bits	48
Table 23 - Stream Input Quadrant Frame Register 0 - 15 (SIQFR0 - 15) Bits	49
Table 24 - Stream Output Control Register 0 - 15 (SOCR0 - 15) Bits	5 1
Table 25 - BER Receiver Start Register [n] (BRSR[n]) Bits	
Table 26 - BER Receiver Length Register [n] (BRLR[n]) Bits	52
Table 27 - BER Receiver Control Register [n] (BRCR[n]) Bits	5 3
Table 28 - BER Receiver Error Register [n] (BRER[n]) Bits - Read Only	
Table 29 - Address Map for Memory Locations (A13 = 1)	
Table 30 - Connection Memory Low (CM_L) Bit Assignment when CMM = 0	55
Table 31 - Connection Memory Low (CM_L) Bit Assignment when CMM = 1	56
Table 32 - Connection Memory High (CM H) Bit Assignment	57



Changes Summary

The following table captures changes from November 2006 issue to May 2013 issue.

Page	Item	Change
Multiple	Zarlink logo and name reference	Updated to Microsemi [®] logo and name.
1	"Ordering Information"	Removed the following part numbers: ZL50016GAC 256 Ball PBGA Trays ZL50016QCC 256 Lead LQFP Trays ZL50015QCG1 256 Lead LQFP* Trays, Bake & Drypack

The following table captures the changes from January 2006 to November 2006.

Page	ltem	Change			
1	"Ordering Information"	Updated Ordering Information.			

The following table captures the changes from October 2004 to January 2006.

Page	Item Change			
13	Pin Description "CKi"	Clarified pin description for CKi.		
31	11.3, "Output Clock Frequencies"	 Added new section to describe output clock frequencies. 		





Pinout Diagrams 1.0

1.1 **BGA Pinout**

`	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
Α	V _{SS}	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	V _{SS}	Α
В	NC	STi10	STi5	STi4	CKo2	STi0	CKo0	NC	V _{DD} _ COREA	FPi	CKi	IC_Open	IC_Open	IC_GND	ODE	NC	В
С	NC	STi9	V _{SS}	STi7	STi6	STi1	CKo1	NC	V _{SS}	IC_Open	IC_Open	IC_Open	IC_GND	V _{SS}	STio15	NC	С
D	NC	STi11	V _{DD_IO}	STi3	STi2	NC	NC	NC	NC	V _{SS}	FPo_ OFF1	IC_GND	STio13	V _{DD_IO}	STio14	NC	D
Е	NC	STi14	STi8	V _{DD_IO}	V _{SS}	V _{DD} _ CORE	NC	NC	NC	NC	V _{DD} _ CORE	V _{SS}	V _{DD_IO}	STio12	FPo2	NC	Е
F	NC	STi15	STi12	STi13	V _{DD_IO}	V _{DD} _ CORE	V _{DD} _ CORE	V _{SS}	V _{SS}	V _{DD} _ CORE	V _{DD} _ CORE	V _{DD_IO}	IC_Open	FPo3	FPo_ OFF2	NC	F
G	NC	RESET	IC_GND	IC_Open	TDo	V _{DD_IO}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{DD_IO}	A12	A13	FPo1	FPo0	NC	G
Н	NC	V _{SS}	V _{SS}	V _{DD} _ COREA	NC	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	A7	A9	A10	FPo_ OFF0	A11	NC	Н
J	NC	V _{DD_IOA}	V _{DD_IOA}	V _{SS}	V _{SS}	CKo3	V _{SS}	V _{SS}	V _{SS}	V _{SS}	А3	A4	A5	A8	A6	NC	J
K	NC	V _{SS}	TMS	V _{SS}	V _{DD} _ COREA	V _{DD_IO}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{DD_IO}	IC_Open	A0	A2	A1	NC	К
L	NC	V _{DD} _ COREA	TRST	TCK	V _{DD_IO}	V _{DD} _ CORE	V _{DD} _ CORE	V _{SS}	V _{SS}	V _{DD} _ CORE	V _{DD} _ CORE	V _{DD_IO}	STio10	STio11	STio9	NC	L
М	NC	NC	TDi	D0	V _{SS}	V _{DD} _ CORE	V _{DD} _ CORE	D6	D10	V _{DD} _ CORE	V _{DD} _ CORE	V _{SS}	MOT_ INTEL	MODE_ 4M0	STio8	NC	М
N	NC	NC	V _{DD_IO}	STio0	STOHZ3	D1	D5	D7	D11	D13	R <u>/W</u> _WR	DTA_ RDY	STio4	V _{DD_IO}	STOHZ5	NC	N
Р	NC	NC	V _{SS}	STio1	STio3	STOHZ1	D3	D8	D14	NC	STio5	STOHZ4	STOHZ6	V _{SS}	STOHZ7	NC	Р
R	NC	NC	STOHZ0	STio2	STOHZ2	D2	D4	D9	D12	D15	CS	DS_RD	MODE_ 4M1	STio6	STio7	NC	R
Т	V _{SS}	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	V _{SS}	Т
·	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	_

Note: A1 corner identified by metallized marking. **Note:** Pinout is shown as viewed through top of package.

Figure 2 - ZL50016 256-Ball 17 mm x 17 mm PBGA (as viewed through top of package)



1.2 QFP Pinout




Figure 3 - ZL50016 256-Lead 28 mm x 28 mm LQFP (top view)





2.0 Pin Description

PBGA Pin Number	LQFP Pin Number	Pin Name	Description
E6, E11, F6, F7, F10, F11, L6, L7, L10, L11, M6, M7, M10, M11	19, 33, 45, 83, 95, 109, 146, 173, 213, 233	V _{DD_CORE}	Power Supply for the core logic: +1.8 V
H4, K5, B9, L2	217, 231, 157, 224	V _{DD_COREA}	Power Supply for analog circuitry: +1.8 V
D3, D14, E4, E13, F5, F12, G6, G11, K6, K11, L5, L12, N3, N14	5, 15, 29, 49, 57, 69, 79, 101, 113, 121, 133, 143, 160, 169, 177, 186, 195, 207, 241, 249	V _{DD_IO}	Power Supply for I/O: +3.3 V
J2, J3	220, 226	V_{DD_IOA}	Power Supply for the CKo5 and CKo3 outputs: +3.3 V
A1, A16, C3, C9, C14, D10, E5, E12, F8, F9, G7, G8, G9, G10, H2, H3, H6, H7, H8, H9, H10, J4, J5, J7, J8, J9, J10, K2, K4, K7, K8, K9, K10, L8, L9, M5, M12, P3, P14, T1, T16	8, 17, 21, 31, 35, 47, 50, 60, 71, 81, 85, 97, 103, 111, 114, 123, 142, 145, 147, 156, 158, 162, 171, 175, 178, 188, 199, 209, 214, 216, 218, 222, 223, 228, 230, 232, 235, 242, 251	V _{SS}	Ground



PBGA Pin Number	LQFP Pin Number	Pin Name	Description
К3	234	TMS	Test Mode Select (5 V-Tolerant Input with Internal Pull-up) JTAG signal that controls the state transitions of the TAP controller. This pin is pulled high by an internal pull-up resistor when it is not driven.
L4	238	TCK	Test Clock (5 V-Tolerant Schmitt-Triggered Input with Internal Pull-up) Provides the clock to the JTAG test logic.
L3	239	TRST	Test Reset (5 V-Tolerant Input with Internal Pull-up) Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low during power-up to ensure that the device is in the normal functional mode. When JTAG is not being used, this pin should be pulled low during normal operation.
М3	240	TDi	Test Serial Data In (5 V-Tolerant Input with Internal Pull-up) JTAG serial test instructions and data are shifted in on this pin. This pin is pulled high by an internal pull-up resistor when it is not driven.
G5	212	TDo	Test Serial Data Out (5 V-Tolerant Three-state Output) JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG is not enabled.
B12, B13, C10, C11, F13, G4, K12, C12,	80, 105, 150, 151, 152, 153, 210, 149	IC_Open	Internal Test Mode (5 V-Tolerant Input with Internal Pull-down) These pins may be left unconnected.
G3, D12, B14, C13	144, 107, 148, 208	IC_GND	Internal Test Mode Enable (5 V-Tolerant Input) These pins MUST be low.



PBGA Pin Number	LQFP Pin Number	Pin Name	Description
A8, A9, A14,	61, 62,	NC	No Connect
A15, E10,	63, 64,		These pins MUST be left unconnected.
M2, N2, P2,	65, 66,		
P16, R2,	67, 68,		
R16, T6, T7,	134, 135,		
T8, T9, T10,	136, 137,		
T11, T12,	138, 139,		
T13, T14,	140, 215,		
T15, D16,	219, 225,		
E16, C16,	229, 236,		
B16, A13,	237, 125,		
A12, A10,	126, 127,		
A11, N1,	128, 129,		
M1, P1, R1,	130, 131,		
T2, T3, T5,	132, 253,		
T4, N16,	254, 255,		
M16, L16,	256, 1, 2,		
K16, H16,	3, 4, 75,		
J16, G16,	76, 77,		
F16,D9, E8,	78, 119,		
C8, E7, D6,	120, 122,		
H5, P10, E1,	124,159,		
D1, G1, F1,	163, 165,		
J1, H1, K1,	167, 176,		
L1, A7, A5,	221, 43,		
A6, A4, A3,	243, 244,		
A2, C1, B1,	245, 246,		
E9, D8, B8,	247, 248,		
D7	250, 252,		
	189, 190,		
	191, 192,		
	193, 194,		
	196, 197,		
	161, 164,		
	166, 168		
M14, R13	46, 48	MODE_4M0, MODE_4M1	4M Input Clock Mode 0 to 1 (5 V-Tolerant Input with internal pull-down) These two pins should be tied together and are typically used to select CKi = 4.096 MHz operation. See Table 7, "ZL50016 Operating Modes" on page 31 for a detailed explanation. See Table 13, "Control Register (CR) Bits" on page 38 for CKi and FPi selection using the CKIN1 - 0 bits.



PBGA Pin Number	LQFP Pin Number	Pin Name	Description
G15, G14, E15, F14	102, 106, 110, 112	FPo0 - 3	ST-BUS/GCI-Bus Frame Pulse Outputs 0 to 3 (5 V-Tolerant Three-state Outputs) FPo0: 8 kHz frame pulse corresponding to the 4.096 MHz output clock of CKo0. FPo1: 8 kHz frame pulse corresponding to the 8.192 MHz output clock of CKo1. FPo2: 8 kHz frame pulse corresponding to 16.384 MHz output clock of CKo2. FPo3: Programmable 8 kHz frame pulse corresponding to 4.096 MHz, 8.192 MHz, 16.384 MHz, or 32.768 MHz output clock of CKo3.
H14, D11, F15	100, 104, 108	FPo_OFF0 - 2	Generated Offset Frame Pulse Outputs 0 to 2 (5 V-Tolerant Three-state Outputs) Individually programmable 8 kHz frame pulses, offset from the output frame boundary by a programmable number of channels.
B7, C7, B5, J6	170, 172, 174, 227	CKo0 - 3	ST-BUS/GCI-Bus Clock Outputs 0 to 3 (5 V-Tolerant Three-state Outputs) CKo0: 4.096 MHz output clock. CKo1: 8.192 MHz output clock. CKo2: 16.384 MHz output clock. CKo3: 4.096 MHz, 8.192 MHz or 16.384 MHz programmable output clock. 32.768MHz if in multiplied clock mode.
B10	155	FPi	ST-BUS/GCI-Bus Frame Pulse Input (5 V-Tolerant Schmitt-Triggered Input) This pin accepts the frame pulse which stays active for 61 ns, 122 ns or 244 ns at the frame boundary. The frame pulse frequency is 8 kHz. The frame pulse associated with the CKi must be applied to this pin. If the data rate is 16.384 Mbps, a 61 ns wide frame pulse must be used. By default, the device accepts a negative frame pulse in ST-BUS format, but it can accept a positive frame pulse instead if the FPINP bit is set high in the Control Register (CR). It can accept a GCI-formatted frame pulse by programming the FPINPOS bit in the Control Register (CR) to high.
B11	154	CKi	ST-BUS/GCI-Bus Clock Input (5 V-Tolerant Schmitt-Triggered Input) This pin accepts a 4.096 MHz, 8.192 MHz or 16.384 MHz clock. In divided clock mode the clock frequency applied to this pin must be twice the highest input or output data rate. In multiplied clock mode the clock frequency applied to this pin must be twice the highest input data rate. The exception is, when data is running at 16.384 Mbps, a 16.384 MHz clock must be used. By default, the clock falling edge defines the input frame boundary, but the device allows the clock rising edge to define the frame boundary by programming the CKINP bit in the Control Register (CR).



PBGA Pin Number	LQFP Pin Number	Pin Name	Description
B6, C6, D5, D4, B4, B3, C5, C4, E3, C2, B2, D2, F3, F4, E2, F2	179, 180, 181, 182, 183, 184, 185, 187, 198, 200, 201, 202, 203, 204, 205, 206,	STi0 - 15	Serial Input Streams 0 to 15 (5 V-Tolerant Inputs with Internal Pull-downs) The data rate of each input stream can be selected independently using the Stream Input Control Registers (SICR[n]). In the 2.048 Mbps mode, these pins accept serial TDM data streams at 2.048 Mbps with 32 channels per frame. In the 4.096 Mbps mode, these pins accept serial TDM data streams at 4.096 Mbps with 64 channels per frame. In the 8.192 Mbps mode, these pins accept serial TDM data streams at 8.192 Mbps with 128 channels per frame. In the 16.384 Mbps mode, these pins accept TDM data streams at 16.384 Mbps with 256 channels per frame.
N4, P4, R4, P5, N13, P11, R14, R15, M15, L15, L13, L14, E14, D13, D15, C15	6, 7, 9, 10, 51, 52, 53, 54, 70, 72, 73, 74, 115, 116, 117, 118	STio 0 - 15	Serial Output Streams 0 to 15 (5 V-Tolerant Slew-Rate-Limited Three-state I/Os with Enabled Internal Pull-downs) The data rate of each output stream can be selected independently using the Stream Output Control Registers (SOCR[n]). In the 2.048 Mbps mode, these pins output serial TDM data streams at 2.048 Mbps with 32 channels per frame. In the 4.096 Mbps mode, these pins output serial TDM data streams at 4.096 Mbps with 64 channels per frame. In the 8.192 Mbps mode, these pins output serial TDM data streams at 8.192 Mbps with 128 channels per frame. In the 16.384 Mbps mode, these pins output serial TDM data streams at 16.384 Mbps with 256 channels per frame. These output streams can be used as bi-directionals by programming BDL (bit 6) of Internal Mode Selection (IMS) register.
R3, P6, R5, N5, P12, N15, P13, P15	11, 12, 13, 14, 55, 56, 58, 59	STOHZ 0 - 7	Serial Output Streams High Impedance Control 0 to 7 (5 V-Tolerant Slew-Rate-Limited Three-state Outputs) These pins are used to enable (or disable) external three-state buffers. When an output channel is in the high impedance state, the STOHZ drives high for the duration of the corresponding output channel. When the STio channel is active, the STOHZ drives low for the duration of the corresponding output channel. STOHZ outputs are available for STio0 - 7 only.
B15	141	ODE	Output Drive Enable (5 V-Tolerant Input with Internal Pull-up) This is the output enable control for STio0 - 15 and the output-driven-high control for STOHZ0 - 7. When it is high, STio0 - 15 and STOHZ0 - 7 are enabled. When it is low, STio0 - 15 are tristated and STOHZ0 - 7 are driven high.
M4, N6, R6, P7, R7, N7, M8, N8, P8, R8, M9, N9, R9, N10, P9, R10	16, 18, 20, 22, 23, 24, 25, 26, 27, 28, 30, 32, 34, 36, 37, 38	D0 - 15	Data Bus 0 to 15 (5 V-Tolerant Slew-Rate-Limited Three-state I/Os) These pins form the 16-bit data bus of the microprocessor port.



PBGA Pin Number	LQFP Pin Number	Pin Name	Description
N12	44	DTA_RDY	Data Transfer Acknowledgment_Ready (5 V-Tolerant Three-state Output) This active low output indicates that a data bus transfer is complete for the Motorola interface. For the Intel interface, it indicates a transfer is completed when this pin goes from low to high. An external pull-up resistor MUST hold this pin at HIGH level for the Motorola mode. An external pull-down resistor MUST hold this pin at LOW level for the Intel mode.
R11	40	<u>cs</u>	Chip Select (5 V-Tolerant Input) Active low input used by the Motorola or Intel microprocessor to enable the microprocessor port access.
N11	39	R/W_WR	Read/Write_Write (5 V-Tolerant Input) This input controls the direction of the data bus lines (D0 - 15) during a microprocessor access. For the Motorola interface, this pin is set high and low for the read and write access respectively. For the Intel interface, a write access is indicated when this pin goes low.
R12	42	DS_RD	Data Strobe_Read (5 V-Tolerant Input) This active low input works in conjunction with \overline{CS} to enable the microprocessor port read and write operations for the Motorola interface. A read access is indicated when it goes low for the Intel interface.
K13, K15, K14, J11, J12, J13, J15, H11, J14, H12, H13, H15, G12, G13	82, 84, 86, 87, 88, 89, 90, 91, 92, 93, 94, 96, 98, 99	A0 - 13	Address 0 to 13 (5 V-Tolerant Inputs) These pins form the 14-bit address bus to the internal memories and registers.
M13	41	MOT_INTEL	Motorola_Intel (5 V-Tolerant Input with Internal Pull-up) This pin selects the Motorola or Intel microprocessor interface to be connected to the device. When this pin is unconnected or connected to high, Motorola interface is assumed. When this pin is connected to ground, Intel interface should be used.
G2	211	RESET	Device Reset (5 V-Tolerant Input with Internal Pull-up) This input (active LOW) puts the device in its reset state that disables the STio0 - 15 drivers and drives the STOHZ0 - 7 outputs to high. It also preloads registers with default values and clears all internal counters. To ensure proper reset action, the reset pin must be low for longer than 1 μ s. Upon releasing the reset signal to the device, the first microprocessor access cannot take place for at least 600 μ s due to the time required to stabilize the device from the power-down state. Refer to Section Section 13.2 on page 32 for details.



3.0 Device Overview

The device has sixteen ST-BUS/GCI-Bus inputs (STi0 - 15) and sixteen ST-BUS/GCI-Bus outputs (STio0 - 15). STio0 - 15 can also be configured as bi-directional pins, in which case STi0 - 15 will be ignored. It is a non-blocking digital switch with 1024 64 kbps channels and is capable of performing rate conversion between ST-BUS/GCI-Bus inputs and ST-BUS/GCI-Bus outputs. The ST-BUS/GCI-Bus inputs accept serial input data streams with data rates of 2.048 Mbps, 4.096 Mbps, 8.192 Mbps and 16.384 Mbps on a per-stream basis. The ST-BUS/GCI-Bus outputs deliver serial data streams with data rates of 2.048 Mbps, 4.096 Mbps, 8.192 Mbps and 16.384 Mbps on a per-stream basis. The device also provides eight high impedance control outputs (STOHZ0 - 7) to support the use of external ST-BUS/GCI-Bus tristate drivers for the first eight sixteen ST-BUS/GCI-Bus outputs (STio0 -7).

By using Microsemi's message mode capability, microprocessor data stored in the connection memory can be broadcast to the output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other ST-BUS/GCI-Bus devices.

The device uses the ST-BUS/GCI-Bus input frame pulse (FPi) and the ST-BUS/GCI-Bus input clock (CKi) to define the input frame boundary and timing for sampling the ST-BUS/GCI-Bus input streams with various data rates. The output data streams will be driven by and have their timing defined by FPi and CKi in Divided Clock mode (CLKM bit 11 Table 13, Control Register (CR) Bits. In Multiplied Clock mode, the output data streams will be driven by an internally generated clock, which is multiplied from CKi internally. In Multiplied Clock mode, the output data streams will be driven by an internally generated clock, which is multiplied from CKi internally. Refer to Application Note ZLAN-120 for further explanation of the different modes of operation.

There are two clock modes for this device:

The first is the Divided Clock mode. In this mode, output streams are clocked by input CKi. Therefore the output streams have exactly the same jitter as the input streams. The output data rate can be the same as or lower than the input data rate, but the output data rate cannot be higher than what CKi can drive. For example, if CKi is 4.096 MHz, the output data rate cannot be higher than 2.048 Mbps. The second clock mode is called Multiplied Clock mode. In this mode, CKi is used to generate a 16.384 MHz clock internally, and output streams are driven by this internal clock. In Multiplied Clock mode, the data rate of output streams can be any rate, but output jitter may not be exactly the same as input jitter.

A Motorola or Intel compatible non-multiplexed microprocessor port allows users to program the device to operate in various modes under different switching configurations. Users can use the microprocessor port to perform internal register and memory read and write operations. The microprocessor port has a 16-bit data bus, a 14-bit address bus and six control signals (MOT_INTEL, CS, DS_RD, R/W_WR and DTA_RDY).

The device supports the mandatory requirements of the IEEE-1149.1 (JTAG) standard via the test port.

4.0 Data Rates and Timing

The ZL50016 has 16 serial data inputs and 16 serial data outputs. Each stream can be individually programmed to operate at 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps. Depending on the data rate there will be 32 channels, 64 channels, 128 channels or 256 channels, respectively, during a 125 μs frame.

The output streams can be programmed to operate as bi-directional streams. By setting BDL (bit 6) in the Internal Mode Selection (IMS) register, the input streams 0 - 15 (STi0 - 15) are internally tied low, and the output streams 0 - 15 (STio0 - 15) are set to operate in a bi-directional mode. The input data rate is set on a per-stream basis by programming STIN[n]DR3 - 0 (bits 3 - 0) in the Stream Input Control Register 0 - 15 (SICR0 - 15). The output data rate is set on a per-stream basis by programming STO[n]DR3 - 0 (bits 3 - 0) in the Stream Output Control Register 0 - 15 (SOCR0 - 15). The output data rates do not have to match or follow the input data rates. The maximum number of channels switched is limited to 1024 channels. If all 16 input streams were operating at 16.384 Mbps (256 channels per stream), this would result in 4096 channels. Memory limitations prevent the device from operating at this capacity. A maximum capacity of 1024 channels will occur if four of the streams are operating at 16.384 Mbps, eight of the streams are operating at 8.192 Mbps or all streams operating at 4.096 Mbps. With all streams operating at 2.048 Mbps, the capacity will be reduced to 512 channels. However, as each stream can be



programmed to a different data rate, any combination of data rates can be achieved, as long as the total channel count does not exceed 1024 channels. It should be noted that only full stream can be programmed for use. The device does not allow fractional streams.

4.1 External High Impedance Control, STOHZ0 - 7

There are 16 external high impedance control signals, STOHZ0 - 7, that are used to control the external drivers for per-channel high impedance operations. Only the first eight ST-BUS/GCI-Bus (STio0 - 7) outputs are provided with corresponding STOHZ signals. The STOHZ outputs deliver the appropriate number of control timeslot channels based on the output stream data rate. Each control timeslot lasts for one channel time. When the ODE pin is high and the OSB (bit 2) of the Control Register (CR) is also high, STOHZ0 - 7 are enabled. When the ODE pin, OSB (bit 2) of the Control Register (CR) or the RESET pin is low, STOHZ0 - 7 are driven high, together with all the ST-BUS/GCI-Bus outputs being tristated. Under normal operation, the corresponding STOHZ outputs of any unused ST-BUS/GCI-Bus channel (high impedance) are driven high. Refer to Figure 16 on page 27 for a diagrammatical explanation.

4.2 Input Clock (CKi) and Input Frame Pulse (FPi) Timing

The frequency of the input clock (CKi) for the ZL50016 depends on the operation mode selected. In divided clock mode, CKi must be at least twice the highest input or output data rate. For example, if the highest input data rate is 4.096 Mbps and the highest output data rate is 8.192 Mbps, the input clock, CKi, must be 16.384 MHz, which is twice the highest overall data rate. The only exception to this is for 16.384 Mbps input or output data. In this case, the input clock, CKi, is equal to the data rate. The input frame pulse, FPi, must always follow CKi. In multiplied clock mode the frequency of CKi must be at least twice the highest input data rate regardless of the output data rate. An APLL is used to multiple CKi to generate an internal clock that is used to output clocks and STio streams. Following the example above, if the highest input data rate is 4.096 Mbps, the input clock, CKi, must be 8.192 MHz, regardless of the output data rate. The only exception to this is for 16.384 Mbps input or output data. In this case, the input clock, CKi, is equal to the data rate. The input frame pulse, FPi, must always follow CKi.

In either mode the user has to program the CKIN1 - 0 (bits 6 - 5) in the Control Register (CR) to indicate the width of the input frame pulse and the frequency of the input clock supplied to the device.

Highest <i>Input or Output</i> Data Rate	CKIN 1-0 Bits	Input Clock Rate (CKi)	Input Frame Pulse (FPi)
16.384 Mbps or 8.192 Mbps	00	16.384 MHz	8 kHz (61 ns wide pulse)
4.096 Mbps	01	8.192 MHz	8 kHz (122 ns wide pulse)
2.048 Mbps	10	4.096 MHz	8 kHz (244 ns wide pulse)

Table 1 - CKi and FPi Configurations for Divided Clock Modes

ZL50016 Data Sheet

Highest <i>Input</i> Data Rate	CKIN 1-0 Bits	Input Clock Rate (CKi)	Input Frame Pulse (FPi)
16.384 Mbps or 8.192 Mbps	00	16.384 MHz	8 kHz (61 ns wide pulse)
4.096 Mbps	01	8.192 MHz	8 kHz (122 ns wide pulse)
2.048 Mbps	10	4.096 MHz	8 kHz (244 ns wide pulse)

Microsemi

Table 2 - CKi and FPi Configurations for Multiplied Clock Mode

The ZL50016 accepts positive and negative ST-BUS/GCI-Bus input clock and input frame pulse formats via the programming of CKINP (bit 8) and FPINP (bit 7) in the Control Register (CR). By default, the device accepts the negative input clock format and ST-BUS format frame pulses. However, the switch can also accept a positive-going clock format by programming CKINP (bit 8) in the Control Register (CR). A GCI-Bus format frame pulse can be used by programming FPINPOS (bit 9) and FPINP (bit 7) in the Control Register (CR).




Figure 4 - Input Timing when CKIN1 - 0 bits = "10" in the CR




Figure 5 - Input Timing when CKIN1 - 0 bits = "01" in the CR




Figure 6 - Input Timing when CKIN1 - 0 = "00" in the CR



5.0 ST-BUS and GCI-Bus Timing

The ZL50016 is capable of operating using either the ST-BUS or GCI-Bus standards. The output timing that the device generates is defined by the bus standard. In the ST-BUS standard, the output frame boundary is defined by the falling edge of CKo while FPo is low. In the GCI-Bus standard, the frame boundary is defined by the rising edge of CKo while FPo goes high. The data rates define the number of channels that are available in a 125 μ s frame pulse period.

By default, the ZL50016 is configured for ST-BUS input and output timing. To set the input timing to conform to the GCI-Bus standard, FPINPOS (bit 9) and FPINP (bit 7) in the Control Register (CR) must be set. To set output timing to conform to the GCI-Bus standard, FPO[n]P and FPO[n]POS must be set in the Output Clock and Frame Pulse Selection Register (OCFSR). The CKO[n]P bits in the Output Clock and Frame Pulse Selection Register control the polarity (positive-going or negative-going) of the output clocks.

6.0 Output Timing Generation

The ZL50016 generates frame pulse and clock timing. There are four output frame pulse pins (FPo0 - 3) and four output clock pins (CKo0 - 3). All output frame pulses are 8 kHz output signals. By default, the output frame boundary is defined by the falling edge of the CKo0, while FPo0 is low. At the output frame boundary, the CKo1, CKo2 and CKo3 output clocks will by default have a falling edge, while FPo1, FPo2 and FPo3 will be low. The duration of the frame pulse low cycle and the frequency of the corresponding output clock are shown in Table 3 on page 20. Every frame pulse and clock output can be tristated by programming the enable bits in the Internal Mode Selection (IMS) register.

Pin Name	Output Timing Rate	Output Timing Unit	
FPo0 pulse width	244	ns	
CKo0	4.096	MHz	
FPo1 pulse width	122	ns	
CKo1	8.192	MHz	
FPo2 pulse width	61	ns	
CKo2	16.384	MHz	
FPo3 pulse width	244, 122, 61 or 30	ns	
CKo3	4.096, 8.192, 16.384 or 32.768	MHz	

Table 3 - Output Timing Generation

The output timing is dependent on the operation mode that is selected. When the device is in Divided Clock mode, the frequencies on CKo0 - 3 cannot be greater than the input clock, CKi. For example, if the input clock is 8.192 MHz, the CKo2 pin will not produce a valid output clock and the CKo3 pin can only be programmed to output a 4.096 MHz or 8.192 MHz clock signal.

The device also delivers positive or negative output frame pulse and ST-BUS/GCI-Bus output clock formats via the programming of various bits in the Output Clock and Frame Pulse Selection Register (OCFSR). By default, the device delivers the negative output clock format. The ZL50016 can also deliver GCI-Bus format output frame pulses by programming bits of the Output Clock and Frame Pulse Selection Register (OCFSR). As there is a separate bit setting for each frame pulse output, some of the outputs can be set to operate in ST-BUS mode and others in GCI-Bus mode.

The following figures describe the usage of the FPO0P, FPO1P, FPO2P, FPO3P, CKO0P, CKO1P, CKO2P and CKO3P bits to generate the FPo0 - 3 and CKo0 - 3 timing.




Figure 7 - Output Timing for CKo0 and FPo0




Figure 8 - Output Timing for CKo1 and FPo1








Figure 9 - Output Timing for CKo2 and FPo2




Figure 10 - Output Timing for CKo3 and FPo3 with CKoFPo3SEL1-0="11"



7.0 Data Input Delay and Data Output Advancement

Various registers are provided to adjust the input delay and output advancement for each input and output data stream. The input bit delay and output bit advancement can vary from 0 to 7 bits for each individual stream.

If input delay of less than a bit is desired, different sampling points can be used to handle the adjustments. The sampling point can vary from 1/4 to 4/4 with a 1/4-bit increment for all input streams, unless the stream is operating at 16.384 Mbps, in which case the fractional bit delay has a 1/2-bit increment. By default, the sampling point is set to the 3/4-bit location for non-16.384 Mbps data rates and the 1/2-bit location for the 16.384 Mbps data rate.

The fractional output bit advancement can vary from 0 to 3/4 bits, again with a 1/4-bit increment, unless the output stream is operating at 16.384 Mbps, in which case the output bit advancement has a 1/2-bit increment from 0 to 1/2 bit. By default, there is 0 output bit advancement.

Although input delay or output advancement features are available on streams which are operating in bi-directional mode it is not recommended, as it can easily cause bus contention. If users require this function special attention must be given to the timing to ensure contention is minimized.

7.1 Input Bit Delay Programming

The input bit delay programming feature provides users with the flexibility of handling different wire delays when designing with source streams for different devices.

By default, all input streams have zero bit delay, such that bit 7 is the first bit that appears after the input frame boundary (assuming ST-BUS formatting). The input delay is enabled by STIN[n]BD2-0 (bits 8 - 6) in the Stream Input Control Register 0 - 15 (SICR0 - 15) as described in Table 22 on page 48. The input bit delay can range from 0 to 7 bits.




Figure 11 - Input Bit Delay Timing Diagram (ST-BUS)



Data Sheet

Input Bit Sampling Point Programming 7.2

Microsemi

In addition to the input bit delay feature, the ZL50016 allows users to change the sampling point of the input bit by programming STIN[n]SMP 1-0 (bits 5 - 4) in the Stream Input Control Register 0 - 15 (SICR0 - 15). For input streams operating at any rate except 16.384 Mbps, the default sampling point is at 3/4 bit and users can change the sampling point to 1/4, 1/2, 3/4 or 4/4 bit position. When the stream is operating at 16.384 Mbps, the default sampling point is 1/2 bit and can be adjusted to a 4/4 bit position.




Figure 12 - Input Bit Sampling Point Programming



The input delay is controlled by STIN[n]BD2-0 (bits 8 - 6) to control the bit shift and STIN[n]SMP1 - 0 (bits 5 - 4) to control the sampling point in the Stream Input Control Register 0 - 15 (SICR0 - 15).




Figure 13 - Input Bit Delay and Factional Sampling Point

7.3 Output Advancement Programming

This feature is used to advance the output data of individual output streams with respect to the output frame boundary. Each output stream has its own bit advancement value which can be programmed in the Stream Output Control Register 0 - 15 (SOCR0 - 15).

By default, all output streams have zero bit advancement such that bit 7 is the first bit that appears after the output frame boundary (assuming ST-BUS formatting). The output advancement is enabled by STO[n]AD 2 - 0 (bits 6 - 4) of the Stream Output Control Register 0 - 15 (SOCR0 - 15) as described in Table 24 on page 51. The output bit advancement can vary from 0 to 7 bits.