



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

# K60 Sub-Family Reference Manual

Supports: MK60DN256VLL10, MK60DX256VLL10, MK60DN512VLL10



Document Number: K60P100M100SF2V2RM  
Rev. 2 Jun 2012



Preliminary  
General Business Information





## Contents

Section number	Title	Page
<b>Chapter 1 About This Document</b>		
1.1	Overview.....	59
1.1.1	Purpose.....	59
1.1.2	Audience.....	59
1.2	Conventions.....	59
1.2.1	Numbering systems.....	59
1.2.2	Typographic notation.....	60
1.2.3	Special terms.....	60
<b>Chapter 2 Introduction</b>		
2.1	Overview.....	61
2.2	Module Functional Categories.....	61
2.2.1	ARM Cortex-M4 Core Modules.....	62
2.2.2	System Modules.....	63
2.2.3	Memories and Memory Interfaces.....	64
2.2.4	Clocks.....	65
2.2.5	Security and Integrity modules.....	65
2.2.6	Analog modules.....	66
2.2.7	Timer modules.....	66
2.2.8	Communication interfaces.....	67
2.2.9	Human-machine interfaces.....	68
2.3	Orderable part numbers.....	68
<b>Chapter 3 Chip Configuration</b>		
3.1	Introduction.....	71

Section number	Title	Page
3.2	Core modules.....	71
3.2.1	ARM Cortex-M4 Core Configuration.....	71
3.2.2	Nested Vectored Interrupt Controller (NVIC) Configuration.....	73
3.2.3	Asynchronous Wake-up Interrupt Controller (AWIC) Configuration.....	79
3.2.4	JTAG Controller Configuration.....	81
3.3	System modules.....	81
3.3.1	SIM Configuration.....	81
3.3.2	System Mode Controller (SMC) Configuration.....	82
3.3.3	PMC Configuration.....	83
3.3.4	Low-Leakage Wake-up Unit (LLWU) Configuration.....	84
3.3.5	MCM Configuration.....	86
3.3.6	Crossbar Switch Configuration.....	87
3.3.7	Memory Protection Unit (MPU) Configuration.....	89
3.3.8	Peripheral Bridge Configuration.....	92
3.3.9	DMA request multiplexer configuration.....	93
3.3.10	DMA Controller Configuration.....	96
3.3.11	External Watchdog Monitor (EWM) Configuration.....	97
3.3.12	Watchdog Configuration.....	99
3.4	Clock modules.....	100
3.4.1	MCG Configuration.....	100
3.4.2	OSC Configuration.....	101
3.4.3	RTC OSC configuration.....	102
3.5	Memories and memory interfaces.....	102
3.5.1	Flash Memory Configuration.....	102
3.5.2	Flash Memory Controller Configuration.....	106
3.5.3	SRAM Configuration.....	107
3.5.4	SRAM Controller Configuration.....	110

Section number	Title	Page
3.5.5	System Register File Configuration.....	111
3.5.6	VBAT Register File Configuration.....	112
3.5.7	EzPort Configuration.....	112
3.5.8	FlexBus Configuration.....	114
3.6	Security.....	117
3.6.1	CRC Configuration.....	117
3.6.2	MMCAU Configuration.....	118
3.6.3	RNG Configuration.....	119

Section number	Title	Page
3.7	Analog.....	119
3.7.1	16-bit SAR ADC with PGA Configuration.....	119
3.7.2	CMP Configuration.....	127
3.7.3	12-bit DAC Configuration.....	129
3.7.4	VREF Configuration.....	130
3.8	Timers.....	131
3.8.1	PDB Configuration.....	131
3.8.2	FlexTimer Configuration.....	134
3.8.3	PIT Configuration.....	138
3.8.4	Low-power timer configuration.....	139
3.8.5	CMT Configuration.....	141
3.8.6	RTC configuration.....	142
3.9	Communication interfaces.....	143
3.9.1	Ethernet Configuration.....	143
3.9.2	Universal Serial Bus (USB) FS Subsystem.....	146
3.9.3	CAN Configuration.....	151
3.9.4	SPI configuration.....	153
3.9.5	I2C Configuration.....	156
3.9.6	UART Configuration.....	157
3.9.7	SDHC Configuration.....	160
3.9.8	I2S configuration.....	162
3.10	Human-machine interfaces.....	164
3.10.1	GPIO configuration.....	164
3.10.2	TSI Configuration.....	165

## Chapter 4 Memory Map

4.1	Introduction.....	169
4.2	System memory map.....	169
4.2.1	Aliased bit-band regions.....	170

<b>Section number</b>	<b>Title</b>	<b>Page</b>
4.3	Flash Memory Map.....	171
4.3.1	Alternate Non-Volatile IRC User Trim Description.....	172
4.4	SRAM memory map.....	173
4.5	Peripheral bridge (AIPS-Lite0 and AIPS-Lite1) memory maps.....	173
4.5.1	Peripheral Bridge 0 (AIPS-Lite 0) Memory Map.....	173
4.5.2	Peripheral Bridge 1 (AIPS-Lite 1) Memory Map.....	177
4.6	Private Peripheral Bus (PPB) memory map.....	181

## **Chapter 5** **Clock Distribution**

5.1	Introduction.....	183
5.2	Programming model.....	183
5.3	High-Level device clocking diagram.....	183
5.4	Clock definitions.....	184
5.4.1	Device clock summary.....	185
5.5	Internal clocking requirements.....	187
5.5.1	Clock divider values after reset.....	188
5.5.2	VLPR mode clocking.....	188
5.6	Clock Gating.....	189
5.7	Module clocks.....	189
5.7.1	PMC 1-kHz LPO clock.....	191
5.7.2	WDOG clocking.....	191
5.7.3	Debug trace clock.....	191
5.7.4	PORT digital filter clocking.....	192
5.7.5	LPTMR clocking.....	192
5.7.6	Ethernet Clocking.....	193
5.7.7	USB FS OTG Controller clocking.....	194
5.7.8	FlexCAN clocking.....	195
5.7.9	UART clocking.....	195
5.7.10	SDHC clocking.....	195

<b>Section number</b>	<b>Title</b>	<b>Page</b>
5.7.11	I2S/SAI clocking.....	196
5.7.12	TSI clocking.....	196
<b>Chapter 6 Reset and Boot</b>		
6.1	Introduction.....	199
6.2	Reset.....	200
6.2.1	Power-on reset (POR).....	200
6.2.2	System reset sources.....	200
6.2.3	MCU Resets.....	204
6.2.4	Reset Pin .....	206
6.2.5	Debug resets.....	206
6.3	Boot.....	207
6.3.1	Boot sources.....	207
6.3.2	Boot options.....	208
6.3.3	FOPT boot options.....	208
6.3.4	Boot sequence.....	209
<b>Chapter 7 Power Management</b>		
7.1	Introduction.....	211
7.2	Power modes.....	211
7.3	Entering and exiting power modes.....	213
7.4	Power mode transitions.....	214
7.5	Power modes shutdown sequencing.....	215
7.6	Module Operation in Low Power Modes.....	215
7.7	Clock Gating.....	218
<b>Chapter 8 Security</b>		
8.1	Introduction.....	219
8.2	Flash Security.....	219

Section number	Title	Page
8.3	Security Interactions with other Modules.....	220
8.3.1	Security interactions with FlexBus.....	220
8.3.2	Security Interactions with EzPort.....	220
8.3.3	Security Interactions with Debug.....	220
<b>Chapter 9 Debug</b>		
9.1	Introduction.....	223
9.1.1	References.....	225
9.2	The Debug Port.....	225
9.2.1	JTAG-to-SWD change sequence.....	226
9.2.2	JTAG-to-cJTAG change sequence.....	226
9.3	Debug Port Pin Descriptions.....	227
9.4	System TAP connection.....	227
9.4.1	IR Codes.....	227
9.5	JTAG status and control registers.....	228
9.5.1	MDM-AP Control Register.....	229
9.5.2	MDM-AP Status Register.....	231
9.6	Debug Resets.....	232
9.7	AHB-AP.....	233
9.8	ITM.....	234
9.9	Core Trace Connectivity.....	234
9.10	Embedded Trace Macrocell v3.5 (ETM).....	235
9.11	Coresight Embedded Trace Buffer (ETB).....	236
9.11.1	Performance Profiling with the ETB.....	236
9.11.2	ETB Counter Control.....	237
9.12	TPIU.....	237
9.13	DWT.....	237
9.14	Debug in Low Power Modes.....	238
9.14.1	Debug Module State in Low Power Modes.....	239

Section number	Title	Page
9.15 Debug & Security.....		239
<b>Chapter 10</b> <b>Signal Multiplexing and Signal Descriptions</b>		
10.1 Introduction.....		241
10.2 Signal Multiplexing Integration.....		241
10.2.1 Port control and interrupt module features.....		242
10.2.2 PCRn reset values for port A.....		242
10.2.3 Clock gating.....		242
10.2.4 Signal multiplexing constraints.....		242
10.3 Pinout.....		243
10.3.1 K60 Signal Multiplexing and Pin Assignments.....		243
10.3.2 K60 Pinouts.....		247
10.4 Module Signal Description Tables.....		248
10.4.1 Core Modules.....		249
10.4.2 System Modules.....		249
10.4.3 Clock Modules.....		250
10.4.4 Memories and Memory Interfaces.....		250
10.4.5 Analog.....		253
10.4.6 Timer Modules.....		255
10.4.7 Communication Interfaces.....		258
10.4.8 Human-Machine Interfaces (HMI).....		263
<b>Chapter 11</b> <b>Port control and interrupts (PORT)</b>		
11.1 Introduction.....		265
11.2 Overview.....		265
11.2.1 Features.....		265
11.2.2 Modes of operation.....		266
11.3 External signal description.....		267
11.4 Detailed signal description.....		267

<b>Section number</b>	<b>Title</b>	<b>Page</b>
11.5	Memory map and register definition.....	267
11.5.1	Pin Control Register n (PORTx_PCRn).....	273
11.5.2	Global Pin Control Low Register (PORTx_GPCLR).....	276
11.5.3	Global Pin Control High Register (PORTx_GPCHR).....	276
11.5.4	Interrupt Status Flag Register (PORTx_ISFR).....	277
11.6	Functional description.....	277
11.6.1	Pin control.....	277
11.6.2	Global pin control.....	278
11.6.3	External interrupts.....	278

## **Chapter 12** **System Integration Module (SIM)**

12.1	Introduction.....	281
12.1.1	Features.....	281
12.2	Memory map and register definition.....	282
12.2.1	System Options Register 1 (SIM_SOPT1).....	283
12.2.2	SOPT1 Configuration Register (SIM_SOPT1CFG).....	285
12.2.3	System Options Register 2 (SIM_SOPT2).....	286
12.2.4	System Options Register 4 (SIM_SOPT4).....	289
12.2.5	System Options Register 5 (SIM_SOPT5).....	291
12.2.6	System Options Register 7 (SIM_SOPT7).....	293
12.2.7	System Device Identification Register (SIM_SDID).....	295
12.2.8	System Clock Gating Control Register 1 (SIM_SCGC1).....	296
12.2.9	System Clock Gating Control Register 2 (SIM_SCGC2).....	297
12.2.10	System Clock Gating Control Register 3 (SIM_SCGC3).....	298
12.2.11	System Clock Gating Control Register 4 (SIM_SCGC4).....	300
12.2.12	System Clock Gating Control Register 5 (SIM_SCGC5).....	302
12.2.13	System Clock Gating Control Register 6 (SIM_SCGC6).....	304
12.2.14	System Clock Gating Control Register 7 (SIM_SCGC7).....	306
12.2.15	System Clock Divider Register 1 (SIM_CLKDIV1).....	307

<b>Section number</b>	<b>Title</b>	<b>Page</b>
12.2.16	System Clock Divider Register 2 (SIM_CLKDIV2).....	310
12.2.17	Flash Configuration Register 1 (SIM_FCFG1).....	310
12.2.18	Flash Configuration Register 2 (SIM_FCFG2).....	313
12.2.19	Unique Identification Register High (SIM_UIDH).....	314
12.2.20	Unique Identification Register Mid-High (SIM_UIDMH).....	315
12.2.21	Unique Identification Register Mid Low (SIM_UIDML).....	315
12.2.22	Unique Identification Register Low (SIM_UIDL).....	316
12.3	Functional description.....	316

## **Chapter 13 Reset Control Module (RCM)**

13.1	Introduction.....	317
13.2	Reset memory map and register descriptions.....	317
13.2.1	System Reset Status Register 0 (RCM_SRS0).....	317
13.2.2	System Reset Status Register 1 (RCM_SRS1).....	319
13.2.3	Reset Pin Filter Control register (RCM_RPFC).....	320
13.2.4	Reset Pin Filter Width register (RCM_RPFW).....	321
13.2.5	Mode Register (RCM_MR).....	323

## **Chapter 14 System Mode Controller**

14.1	Introduction.....	325
14.2	Modes of operation.....	325
14.3	Memory map and register descriptions.....	327
14.3.1	Power Mode Protection register (SMC_PMPROT).....	328
14.3.2	Power Mode Control register (SMC_PMCTRL).....	329
14.3.3	VLLS Control register (SMC_VLLSCTRL).....	330
14.3.4	Power Mode Status register (SMC_PMSTAT).....	331
14.4	Functional description.....	332
14.4.1	Power mode transitions.....	332

<b>Section number</b>	<b>Title</b>	<b>Page</b>
14.4.2	Power mode entry/exit sequencing.....	335
14.4.3	Run modes.....	337
14.4.4	Wait modes.....	339
14.4.5	Stop modes.....	340
14.4.6	Debug in low power modes.....	343

## **Chapter 15 Power Management Controller**

15.1	Introduction.....	345
15.2	Features.....	345
15.3	Low-voltage detect (LVD) system.....	345
15.3.1	LVD reset operation.....	346
15.3.2	LVD interrupt operation.....	346
15.3.3	Low-voltage warning (LVW) interrupt operation.....	346
15.4	I/O retention.....	347
15.5	Memory map and register descriptions.....	347
15.5.1	Low Voltage Detect Status And Control 1 register (PMC_LVDSC1).....	348
15.5.2	Low Voltage Detect Status And Control 2 register (PMC_LVDSC2).....	349
15.5.3	Regulator Status And Control register (PMC_REGSC).....	350

## **Chapter 16 Low-Leakage Wakeup Unit (LLWU)**

16.1	Introduction.....	353
16.1.1	Features.....	353
16.1.2	Modes of operation.....	354
16.1.3	Block diagram.....	355
16.2	LLWU signal descriptions.....	356
16.3	Memory map/register definition.....	357
16.3.1	LLWU Pin Enable 1 register (LLWU_PE1).....	358
16.3.2	LLWU Pin Enable 2 register (LLWU_PE2).....	359
16.3.3	LLWU Pin Enable 3 register (LLWU_PE3).....	360

<b>Section number</b>	<b>Title</b>	<b>Page</b>
16.3.4	LLWU Pin Enable 4 register (LLWU_PE4).....	361
16.3.5	LLWU Module Enable register (LLWU_ME).....	362
16.3.6	LLWU Flag 1 register (LLWU_F1).....	364
16.3.7	LLWU Flag 2 register (LLWU_F2).....	365
16.3.8	LLWU Flag 3 register (LLWU_F3).....	367
16.3.9	LLWU Pin Filter 1 register (LLWU_FILTER1).....	369
16.3.10	LLWU Pin Filter 2 register (LLWU_FILTER2).....	370
16.3.11	LLWU Reset Enable register (LLWU_RST).....	371
16.4	Functional description.....	372
16.4.1	LLS mode.....	372
16.4.2	VLLS modes.....	372
16.4.3	Initialization.....	373

## **Chapter 17** **Miscellaneous Control Module (MCM)**

17.1	Introduction.....	375
17.1.1	Features.....	375
17.2	Memory map/register descriptions.....	375
17.2.1	Crossbar Switch (AXBS) Slave Configuration (MCM_PLASC).....	376
17.2.2	Crossbar Switch (AXBS) Master Configuration (MCM_PLAMC).....	377
17.2.3	Control Register (MCM_CR).....	377
17.2.4	Interrupt Status Register (MCM_ISR).....	379
17.2.5	ETB Counter Control register (MCM_ETBCC).....	380
17.2.6	ETB Reload register (MCM_ETBRL).....	381
17.2.7	ETB Counter Value register (MCM_ETBCNT).....	381
17.2.8	Process ID register (MCM_PID).....	382

Section number	Title	Page
17.3	Functional description.....	382
17.3.1	Interrupts.....	382
<b>Chapter 18</b> <b>Crossbar Switch (AXBS)</b>		
18.1	Introduction.....	385
18.1.1	Features.....	385
18.2	Memory Map / Register Definition.....	386
18.2.1	Priority Registers Slave (AXBS_PRSn).....	387
18.2.2	Control Register (AXBS_CRSn).....	390
18.2.3	Master General Purpose Control Register (AXBS_MGPCRn).....	392
18.3	Functional Description.....	392
18.3.1	General operation.....	392
18.3.2	Register coherency.....	394
18.3.3	Arbitration.....	394
18.4	Initialization/application information.....	397
<b>Chapter 19</b> <b>Memory Protection Unit (MPU)</b>		
19.1	Introduction.....	399
19.2	Overview.....	399
19.2.1	Block diagram.....	399
19.2.2	Features.....	400
19.3	Memory map/register definition.....	401
19.3.1	Control/Error Status Register (MPU_CESR).....	405
19.3.2	Error Address Register, slave port n (MPU_EARN).....	406
19.3.3	Error Detail Register, slave port n (MPU_EDRn).....	407
19.3.4	Region Descriptor n, Word 0 (MPU_RGDn_WORD0).....	408
19.3.5	Region Descriptor n, Word 1 (MPU_RGDn_WORD1).....	408
19.3.6	Region Descriptor n, Word 2 (MPU_RGDn_WORD2).....	409
19.3.7	Region Descriptor n, Word 3 (MPU_RGDn_WORD3).....	412

<b>Section number</b>	<b>Title</b>	<b>Page</b>
19.3.8	Region Descriptor Alternate Access Control n (MPU_RGDAACn).....	413
19.4	Functional description.....	415
19.4.1	Access evaluation macro.....	415
19.4.2	Putting it all together and error terminations.....	416
19.4.3	Power management.....	417
19.5	Initialization information.....	417
19.6	Application information.....	417

## **Chapter 20 Peripheral Bridge (AIPS-Lite)**

20.1	Introduction.....	421
20.1.1	Features.....	421
20.1.2	General operation.....	422
20.2	Memory map/register definition.....	422
20.2.1	Master Privilege Register A (AIPSx_MPRA).....	424
20.2.2	Peripheral Access Control Register (AIPSx_PACRn).....	427
20.2.3	Peripheral Access Control Register (AIPSx_PACRn).....	432
20.3	Functional description.....	437
20.3.1	Access support.....	437

## **Chapter 21 Direct Memory Access Multiplexer (DMAMUX)**

21.1	Introduction.....	439
21.1.1	Overview.....	439
21.1.2	Features.....	440
21.1.3	Modes of operation.....	440
21.2	External signal description.....	441
21.3	Memory map/register definition.....	441
21.3.1	Channel Configuration register (DMAMUX_CHCFGn).....	442
21.4	Functional description.....	443
21.4.1	DMA channels with periodic triggering capability.....	443

<b>Section number</b>	<b>Title</b>	<b>Page</b>
21.4.2	DMA channels with no triggering capability.....	445
21.4.3	"Always enabled" DMA sources.....	445
21.5	Initialization/application information.....	446
21.5.1	Reset.....	447
21.5.2	Enabling and configuring sources.....	447

## Chapter 22 Direct Memory Access Controller (eDMA)

22.1	Introduction.....	451
22.1.1	Block diagram.....	451
22.1.2	Block parts.....	452
22.1.3	Features.....	453
22.2	Modes of operation.....	455
22.3	Memory map/register definition.....	455
22.3.1	Control Register (DMA_CR).....	466
22.3.2	Error Status Register (DMA_ES).....	468
22.3.3	Enable Request Register (DMA_ERQ).....	470
22.3.4	Enable Error Interrupt Register (DMA_EEI).....	472
22.3.5	Clear Enable Error Interrupt Register (DMA_CEEI).....	475
22.3.6	Set Enable Error Interrupt Register (DMA_SEEI).....	476
22.3.7	Clear Enable Request Register (DMA_CERQ).....	477
22.3.8	Set Enable Request Register (DMA_SERQ).....	478
22.3.9	Clear DONE Status Bit Register (DMA_CDNE).....	479
22.3.10	Set START Bit Register (DMA_SSRT).....	480
22.3.11	Clear Error Register (DMA_CERR).....	481
22.3.12	Clear Interrupt Request Register (DMA_CINT).....	482
22.3.13	Interrupt Request Register (DMA_INT).....	483
22.3.14	Error Register (DMA_ERR).....	485
22.3.15	Hardware Request Status Register (DMA_HRS).....	488
22.3.16	Channel n Priority Register (DMA_DCHPRI <sub>n</sub> ).....	490

Section number	Title	Page
22.3.17	TCD Source Address (DMA_TCDn_SADDR).....	491
22.3.18	TCD Signed Source Address Offset (DMA_TCDn_SOFF).....	491
22.3.19	TCD Transfer Attributes (DMA_TCDn_ATTR).....	492
22.3.20	TCD Minor Byte Count (Minor Loop Disabled) (DMA_TCDn_NBYTES_MLNO).....	493
22.3.21	TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (DMA_TCDn_NBYTES_Mloffno).....	493
22.3.22	TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (DMA_TCDn_NBYTES_Mloffyes).....	494
22.3.23	TCD Last Source Address Adjustment (DMA_TCDn_SLAST).....	496
22.3.24	TCD Destination Address (DMA_TCDn_DADDR).....	496
22.3.25	TCD Signed Destination Address Offset (DMA_TCDn_DOFF).....	497
22.3.26	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCDn_CITER_Elinkyes).....	497
22.3.27	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCDn_CITER_Elinkno).....	498
22.3.28	TCD Last Destination Address/Scatter Gather Address (DMA_TCDn_DLASTSGA).....	499
22.3.29	TCD Control and Status (DMA_TCDn_CSR).....	500
22.3.30	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (DMA_TCDn_BITER_Elinkyes).....	502
22.3.31	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (DMA_TCDn_BITER_Elinkno).....	503
22.4	Functional description.....	504
22.4.1	eDMA basic data flow.....	504
22.4.2	Error reporting and handling.....	507
22.4.3	Channel preemption.....	509
22.4.4	Performance.....	509
22.5	Initialization/application information.....	514
22.5.1	eDMA initialization.....	514
22.5.2	Programming errors.....	516

<b>Section number</b>	<b>Title</b>	<b>Page</b>
22.5.3	Arbitration mode considerations.....	516
22.5.4	Performing DMA transfers (examples).....	517
22.5.5	Monitoring transfer descriptor status.....	521
22.5.6	Channel Linking.....	522
22.5.7	Dynamic programming.....	524

## **Chapter 23 External Watchdog Monitor (EWM)**

23.1	Introduction.....	529
23.1.1	Features.....	529
23.1.2	Modes of Operation.....	530
23.1.3	Block Diagram.....	531
23.2	EWM Signal Descriptions.....	532
23.3	Memory Map/Register Definition.....	532
23.3.1	Control Register (EWM_CTRL).....	532
23.3.2	Service Register (EWM_SERV).....	533
23.3.3	Compare Low Register (EWM_CMPL).....	533
23.3.4	Compare High Register (EWM_CMPH).....	534
23.3.5	Clock Prescaler Register (EWM_CLKPRESCALER).....	535
23.4	Functional Description.....	535
23.4.1	The EWM_out Signal.....	535
23.4.2	The EWM_in Signal.....	536
23.4.3	EWM Counter.....	537
23.4.4	EWM Compare Registers.....	537
23.4.5	EWM Refresh Mechanism.....	537
23.4.6	EWM Interrupt.....	538
23.4.7	Counter clock prescaler.....	538

## **Chapter 24 Watchdog Timer (WDOG)**

24.1	Introduction.....	539
------	-------------------	-----

Section number	Title	Page
24.2	Features.....	539
24.3	Functional overview.....	541
24.3.1	Unlocking and updating the watchdog.....	542
24.3.2	Watchdog configuration time (WCT).....	543
24.3.3	Refreshing the watchdog.....	544
24.3.4	Windowed mode of operation.....	544
24.3.5	Watchdog disabled mode of operation.....	544
24.3.6	Low-power modes of operation.....	545
24.3.7	Debug modes of operation.....	545
24.4	Testing the watchdog.....	546
24.4.1	Quick test.....	546
24.4.2	Byte test.....	547
24.5	Backup reset generator.....	548
24.6	Generated resets and interrupts.....	548
24.7	Memory map and register definition.....	549
24.7.1	Watchdog Status and Control Register High (WDOG_STCTRLH).....	550
24.7.2	Watchdog Status and Control Register Low (WDOG_STCTRLL).....	551
24.7.3	Watchdog Time-out Value Register High (WDOG_TOVALH).....	552
24.7.4	Watchdog Time-out Value Register Low (WDOG_TOVALL).....	552
24.7.5	Watchdog Window Register High (WDOG_WINH).....	553
24.7.6	Watchdog Window Register Low (WDOG_WINL).....	553
24.7.7	Watchdog Refresh register (WDOG_REFRESH).....	554
24.7.8	Watchdog Unlock register (WDOG_UNLOCK).....	554
24.7.9	Watchdog Timer Output Register High (WDOG_TMROUTH).....	554
24.7.10	Watchdog Timer Output Register Low (WDOG_TMROUTL).....	555
24.7.11	Watchdog Reset Count register (WDOG_RSTCNT).....	555
24.7.12	Watchdog Prescaler register (WDOG_PRESC).....	556
24.8	Watchdog operation with 8-bit access.....	556
24.8.1	General guideline.....	556

<b>Section number</b>	<b>Title</b>	<b>Page</b>
24.8.2	Refresh and unlock operations with 8-bit access.....	556
24.9	Restrictions on watchdog operation.....	557
<b>Chapter 25</b> <b>Multipurpose Clock Generator (MCG)</b>		
25.1	Introduction.....	561
25.1.1	Features.....	561
25.1.2	Modes of Operation.....	564
25.2	External Signal Description.....	565
25.3	Memory Map/Register Definition.....	565
25.3.1	MCG Control 1 Register (MCG_C1).....	566
25.3.2	MCG Control 2 Register (MCG_C2).....	567
25.3.3	MCG Control 3 Register (MCG_C3).....	568
25.3.4	MCG Control 4 Register (MCG_C4).....	569
25.3.5	MCG Control 5 Register (MCG_C5).....	570
25.3.6	MCG Control 6 Register (MCG_C6).....	571
25.3.7	MCG Status Register (MCG_S).....	573
25.3.8	MCG Status and Control Register (MCG_SC).....	574
25.3.9	MCG Auto Trim Compare Value High Register (MCG_ATCVH).....	576
25.3.10	MCG Auto Trim Compare Value Low Register (MCG_ATCVL).....	576
25.3.11	MCG Control 7 Register (MCG_C7).....	576
25.3.12	MCG Control 8 Register (MCG_C8).....	577
25.3.13	MCG Control 9 Register (MCG_C9).....	578
25.3.14	MCG Control 10 Register (MCG_C10).....	578
25.4	Functional Description.....	579
25.4.1	MCG mode state diagram.....	579
25.4.2	Low Power Bit Usage.....	583
25.4.3	MCG Internal Reference Clocks.....	583
25.4.4	External Reference Clock.....	584
25.4.5	MCG Fixed frequency clock .....	584

<b>Section number</b>	<b>Title</b>	<b>Page</b>
25.4.6	MCG PLL clock .....	585
25.4.7	MCG Auto TRIM (ATM).....	585
25.5	Initialization / Application information.....	586
25.5.1	MCG module initialization sequence.....	586
25.5.2	Using a 32.768 kHz reference.....	589
25.5.3	MCG mode switching.....	589
<b>Chapter 26 Oscillator (OSC)</b>		
26.1	Introduction.....	599
26.2	Features and Modes.....	599
26.3	Block Diagram.....	600
26.4	OSC Signal Descriptions.....	600
26.5	External Crystal / Resonator Connections.....	601
26.6	External Clock Connections.....	602
26.7	Memory Map/Register Definitions.....	603
26.7.1	OSC Memory Map/Register Definition.....	603
26.8	Functional Description.....	604
26.8.1	OSC Module States.....	604
26.8.2	OSC Module Modes.....	606
26.8.3	Counter.....	608
26.8.4	Reference Clock Pin Requirements.....	608
26.9	Reset.....	608
26.10	Low Power Modes Operation.....	609
26.11	Interrupts.....	609

**Chapter 27  
RTC Oscillator**

27.1	Introduction.....	611
27.1.1	Features and Modes.....	611
27.1.2	Block Diagram.....	611

<b>Section number</b>	<b>Title</b>	<b>Page</b>
27.2	RTC Signal Descriptions.....	612
27.2.1	EXTAL32 — Oscillator Input.....	612
27.2.2	XTAL32 — Oscillator Output.....	612
27.3	External Crystal Connections.....	613
27.4	Memory Map/Register Descriptions.....	613
27.5	Functional Description.....	613
27.6	Reset Overview.....	614
27.7	Interrupts.....	614

## **Chapter 28** **Flash Memory Controller (FMC)**

28.1	Introduction.....	615
28.1.1	Overview.....	615
28.1.2	Features.....	616
28.2	Modes of operation.....	616
28.3	External signal description.....	617
28.4	Memory map and register descriptions.....	617
28.4.1	Flash Access Protection Register (FMC_PFAPR).....	623
28.4.2	Flash Bank 0 Control Register (FMC_PFB0CR).....	626
28.4.3	Flash Bank 1 Control Register (FMC_PFB1CR).....	629
28.4.4	Cache Tag Storage (FMC_TAGVDW0Sn).....	631
28.4.5	Cache Tag Storage (FMC_TAGVDW1Sn).....	632
28.4.6	Cache Tag Storage (FMC_TAGVDW2Sn).....	633
28.4.7	Cache Tag Storage (FMC_TAGVDW3Sn).....	634
28.4.8	Cache Data Storage (upper word) (FMC_DATAW0SnU).....	634
28.4.9	Cache Data Storage (lower word) (FMC_DATAW0SnL).....	635
28.4.10	Cache Data Storage (upper word) (FMC_DATAW1SnU).....	635
28.4.11	Cache Data Storage (lower word) (FMC_DATAW1SnL).....	636
28.4.12	Cache Data Storage (upper word) (FMC_DATAW2SnU).....	636
28.4.13	Cache Data Storage (lower word) (FMC_DATAW2SnL).....	637

<b>Section number</b>	<b>Title</b>	<b>Page</b>
28.4.14	Cache Data Storage (upper word) (FMC_DATAW3SnU).....	637
28.4.15	Cache Data Storage (lower word) (FMC_DATAW3SnL).....	638
28.5	Functional description.....	638
28.5.1	Default configuration.....	638
28.5.2	Configuration options.....	639
28.5.3	Wait states.....	639
28.5.4	Speculative reads.....	640
28.6	Initialization and application information.....	641

## **Chapter 29** **Flash Memory Module (FTFL)**

29.1	Introduction.....	643
29.1.1	Features.....	644
29.1.2	Block Diagram.....	646
29.1.3	Glossary.....	647
29.2	External Signal Description.....	649
29.3	Memory Map and Registers.....	649
29.3.1	Flash Configuration Field Description.....	650
29.3.2	Program Flash IFR Map.....	650
29.3.3	Data Flash IFR Map.....	651
29.3.4	Register Descriptions.....	653
29.4	Functional Description.....	666
29.4.1	Program Flash Memory Swap.....	666
29.4.2	Flash Protection.....	666
29.4.3	FlexNVM Description.....	668
29.4.4	Interrupts.....	673
29.4.5	Flash Operation in Low-Power Modes.....	674
29.4.6	Functional Modes of Operation.....	674
29.4.7	Flash Reads and Ignored Writes.....	674
29.4.8	Read While Write (RWW).....	675

<b>Section number</b>	<b>Title</b>	<b>Page</b>
29.4.9	Flash Program and Erase.....	675
29.4.10	Flash Command Operations.....	675
29.4.11	Margin Read Commands.....	684
29.4.12	Flash Command Description.....	685
29.4.13	Security.....	713
29.4.14	Reset Sequence.....	715

## **Chapter 30 External Bus Interface (FlexBus)**

30.1	Introduction.....	717
30.1.1	Definition.....	717
30.1.2	Features.....	718
30.2	Signal descriptions.....	718
30.3	Memory Map/Register Definition.....	721
30.3.1	Chip Select Address Register (FB_CSAR $n$ ).....	723
30.3.2	Chip Select Mask Register (FB_CSMR $n$ ).....	723
30.3.3	Chip Select Control Register (FB_CSCR $n$ ).....	724
30.3.4	Chip Select port Multiplexing Control Register (FB_CSPMCR).....	727
30.4	Functional description.....	728
30.4.1	Modes of operation.....	729
30.4.2	Address comparison.....	729
30.4.3	Address driven on address bus.....	729
30.4.4	Connecting address/data lines.....	729
30.4.5	Bit ordering.....	730
30.4.6	Data transfer signals.....	730
30.4.7	Signal transitions.....	730
30.4.8	Data-byte alignment and physical connections.....	730
30.4.9	Address/data bus multiplexing.....	731
30.4.10	Data transfer states.....	732