



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## VS1053b - Ogg Vorbis/MP3/AAC/WMA/FLAC/ MIDI AUDIO CODEC CIRCUIT

### Features


- Decodes  
Ogg Vorbis;  
MP3 = MPEG 1 & 2 audio layer III (CBR +VBR +ABR);  
MP1/MP2 = layers I & II optional;  
MPEG4/2 AAC-LC(+PNS),  
HE-AAC v2 (Level 3) (SBR + PS);  
WMA 4.0/4.1/7/8/9 all profiles (5-384 kbps);  
General MIDI 1 / SP-MIDI format 0 files;  
FLAC with software plugin;  
WAV (PCM + IMA ADPCM)
- Encodes Ogg Vorbis w/ software plugin
- Encodes stereo IMA ADPCM / PCM
- Streaming support for MP3 and WAV
- EarSpeaker Spatial Processing
- Bass and treble controls
- Operates with a single 12..13 MHz clock
- Can also be used with a 24..26 MHz clock
- Internal PLL clock multiplier
- Low-power operation
- High-quality on-chip stereo DAC with no phase error between channels
- Zero-cross detection for smooth volume change
- Stereo earphone driver capable of driving a 30 Ω load
- Quiet power-on and power-off
- I2S interface for external DAC
- Separate voltages for analog, digital, I/O
- On-chip RAM for user code and data
- Serial control and data interfaces
- Can be used as a slave co-processor
- SPI flash boot for special applications
- UART for debugging purposes
- New functions may be added with software and upto 8 GPIO pins
- Lead-free RoHS-compliant package (Green)

### Description

VS1053b is an Ogg Vorbis/MP3/AAC/WMA/FLAC/WAVMIDI audio decoder as well as an PCM/IMA ADPCM/Ogg Vorbis encoder on a single chip. It contains a high-performance, proprietary low-power DSP processor core VS\_DSP<sup>4</sup>, data memory, 16 KiB instruction RAM and 0.5+ KiB data RAM for user applications running simultaneously with any built-in decoder, serial control and input data interfaces, upto 8 general purpose I/O pins, an UART, as well as a high-quality variable-sample-rate stereo ADC (mic, line, line + mic or 2×line) and stereo DAC, followed by an earphone amplifier and a common voltage buffer.

VS1053b receives its input bitstream through a serial input bus, which it listens to as a system slave. The input stream is decoded and passed through a digital volume control to an 18-bit oversampling, multi-bit, sigma-delta DAC. The decoding is controlled via a serial control bus. In addition to the basic decoding, it is possible to add application specific features, like DSP effects, to the user RAM memory.

Optional factory-programmable unique chip ID provides basis for digital rights management or unit identification features.



## Contents

<b>VS1053</b>	<b>1</b>
<b>Table of Contents</b>	<b>2</b>
<b>List of Figures</b>	<b>5</b>
<b>1 Licenses</b>	<b>6</b>
<b>2 Disclaimer</b>	<b>6</b>
<b>3 Definitions</b>	<b>6</b>
<b>4 Characteristics &amp; Specifications</b>	<b>7</b>
4.1 Absolute Maximum Ratings . . . . .	7
4.2 Recommended Operating Conditions . . . . .	7
4.3 Analog Characteristics . . . . .	8
4.4 Power Consumption . . . . .	9
4.5 Digital Characteristics . . . . .	9
4.6 Switching Characteristics - Boot Initialization . . . . .	9
<b>5 Packages and Pin Descriptions</b>	<b>10</b>
5.1 Packages . . . . .	10
5.1.1 LQFP-48 . . . . .	10
<b>6 Connection Diagram, LQFP-48</b>	<b>13</b>
<b>7 SPI Buses</b>	<b>15</b>
7.1 SPI Bus Pin Descriptions . . . . .	15
7.1.1 VS10xx Native Modes (New Mode, recommended) . . . . .	15
7.1.2 VS1001 Compatibility Mode (deprecated, do not use in new designs) . . . . .	15
7.2 Data Request Pin DREQ . . . . .	16
7.3 Serial Protocol for Serial Data Interface (SPI / SDI) . . . . .	17
7.3.1 SDI in VS10xx Native Modes (New Mode, recommended) . . . . .	17
7.3.2 SDI Timing Diagram in VS10xx Native Modes (New Mode) . . . . .	18
7.3.3 SDI in VS1001 Compatibility Mode (deprecated, do not use in new designs) . . . . .	19
7.3.4 Passive SDI Mode (deprecated, do not use in new designs) . . . . .	19
7.4 Serial Protocol for Serial Command Interface (SPI / SCI) . . . . .	20
7.4.1 SCI Read . . . . .	20
7.4.2 SCI Write . . . . .	21
7.4.3 SCI Multiple Write . . . . .	21
7.4.4 SCI Timing Diagram . . . . .	22
7.5 SPI Examples with SM_SDINew and SM_SDISHARED set . . . . .	23
7.5.1 Two SCI Writes . . . . .	23
7.5.2 Two SDI Bytes . . . . .	23
7.5.3 SCI Operation in Middle of Two SDI Bytes . . . . .	24
<b>8 Supported Audio Decoder Formats</b>	<b>25</b>
8.1 Supported MP3 (MPEG layer III) Formats . . . . .	25
8.2 Supported MP2 (MPEG layer II) Formats . . . . .	26

8.3	Supported MP1 (MPEG layer I) Formats . . . . .	26
8.4	Supported Ogg Vorbis Formats . . . . .	26
8.5	Supported AAC (ISO/IEC 13818-7 and ISO/IEC 14496-3) Formats . . . . .	27
8.6	Supported WMA Formats . . . . .	29
8.7	Supported FLAC Formats . . . . .	30
8.8	Supported RIFF WAV Formats . . . . .	30
8.9	Supported MIDI Formats . . . . .	31
<b>9</b>	<b>Functional Description</b>	<b>33</b>
9.1	Main Features . . . . .	33
9.2	Data Flow of VS1053b . . . . .	34
9.3	EarSpeaker Spatial Processing . . . . .	35
9.4	Serial Data Interface (SDI) . . . . .	36
9.5	Serial Control Interface (SCI) . . . . .	36
9.6	SCI Registers . . . . .	37
9.6.1	SCI_MODE (RW) . . . . .	38
9.6.2	SCI_STATUS (RW) . . . . .	40
9.6.3	SCI_BASS (RW) . . . . .	41
9.6.4	SCI_CLOCKF (RW) . . . . .	42
9.6.5	SCI_DECODE_TIME (RW) . . . . .	43
9.6.6	SCI_AUDATA (RW) . . . . .	43
9.6.7	SCI_WRAM (RW) . . . . .	43
9.6.8	SCI_WRAMADDR (W) . . . . .	43
9.6.9	SCI_HDAT0 and SCI_HDAT1 (R) . . . . .	44
9.6.10	SCI_AIADDR (RW) . . . . .	46
9.6.11	SCI_VOL (RW) . . . . .	47
9.6.12	SCI_AICTRL[x] (RW) . . . . .	47
<b>10</b>	<b>Operation</b>	<b>48</b>
10.1	Clocking . . . . .	48
10.2	Hardware Reset . . . . .	48
10.3	Software Reset . . . . .	48
10.4	Low Power Mode . . . . .	49
10.5	Play and Decode . . . . .	49
10.5.1	Playing a Whole File . . . . .	50
10.5.2	Cancelling Playback . . . . .	50
10.5.3	Fast Play . . . . .	50
10.5.4	Fast Forward and Rewind without Audio . . . . .	51
10.5.5	Maintaining Correct Decode Time . . . . .	51
10.6	Feeding PCM data . . . . .	52
10.7	Ogg Vorbis Recording . . . . .	52
10.8	PCM/ADPCM Recording . . . . .	53
10.8.1	Activating ADPCM Mode . . . . .	53
10.8.2	Reading PCM / IMA ADPCM Data . . . . .	54
10.8.3	Adding a PCM RIFF Header . . . . .	55
10.8.4	Adding an IMA ADPCM RIFF Header . . . . .	56
10.8.5	Playing ADPCM Data . . . . .	57
10.8.6	Sample Rate Considerations . . . . .	57
10.8.7	Record Monitoring Volume . . . . .	57
10.9	SPI Boot . . . . .	59
10.10	Real-Time MIDI . . . . .	59

10.11 Extra Parameters . . . . .	60
10.11.1 Common Parameters . . . . .	61
10.11.2 WMA . . . . .	62
10.11.3 AAC . . . . .	63
10.11.4 Midi . . . . .	64
10.11.5 Ogg Vorbis . . . . .	64
10.12 SDI Tests . . . . .	66
10.12.1 Sine Test . . . . .	66
10.12.2 Pin Test . . . . .	66
10.12.3 SCI Test . . . . .	66
10.12.4 Memory Test . . . . .	67
10.12.5 New Sine and Sweep Tests . . . . .	67
<b>11 VS1053b Registers</b>	<b>69</b>
11.1 Who Needs to Read This Chapter . . . . .	69
11.2 The Processor Core . . . . .	69
11.3 VS1053b Hardware DAC Audio Paths . . . . .	70
11.4 VS1053b Hardware ADC Audio Paths . . . . .	71
11.5 VS1053b Memory Map . . . . .	72
11.6 SCI Hardware Registers . . . . .	72
11.7 Serial Data Interface (SDI) Registers . . . . .	72
11.8 DAC Registers . . . . .	73
11.9 PLL Controller . . . . .	73
11.10 GPIO . . . . .	75
11.11 Interrupt Control . . . . .	76
11.12 UART . . . . .	77
11.12.1 UART Registers . . . . .	77
11.12.2 Status UART_STATUS . . . . .	77
11.12.3 Data UART_DATA . . . . .	78
11.12.4 Data High UART_DATAH . . . . .	78
11.12.5 Divider UART_DIV . . . . .	78
11.12.6 UART Interrupts and Operation . . . . .	79
11.13 Timers . . . . .	80
11.13.1 Timer Registers . . . . .	80
11.13.2 Configuration TIMER_CONFIG . . . . .	80
11.13.3 Configuration TIMER_ENABLE . . . . .	81
11.13.4 Timer X Startvalue TIMER_Tx[L/H] . . . . .	81
11.13.5 Timer X Counter TIMER_TxCNT[L/H] . . . . .	81
11.13.6 Timer Interrupts . . . . .	81
11.14 I2S DAC Interface . . . . .	82
11.15 Analog-to-Digital Converter (ADC) . . . . .	83
11.16 Resampler SampleRate Converter (SRC) . . . . .	84
11.17 Sidestream Sigma-Delta Modulator (SDM) . . . . .	85
<b>12 Version Changes</b>	<b>86</b>
12.1 Changes Between VS1033c and VS1053a/b Firmware, 2007-03-08 . . . . .	86
<b>13 Document Version Changes</b>	<b>88</b>
<b>14 Contact Information</b>	<b>89</b>

## List of Figures

1	Pin configuration, LQFP-48. . . . .	10
2	VS1053b in LQFP-48 packaging. . . . .	10
3	Typical connection diagram using LQFP-48. . . . .	13
4	SDI in VS10xx Native Mode, single-byte transfer . . . . .	17
5	SDI in VS10xx Native Mode, multi-byte transfer, $X \geq 1$ . . . . .	17
6	SDI timing diagram . . . . .	18
7	SDI in VS1001 Mode - one byte transfer. Do not use in new designs! . . . . .	19
8	SDI in VS1001 Mode - two byte transfer. Do not use in new designs! . . . . .	19
9	SCI word read . . . . .	20
10	SCI word write . . . . .	21
11	SCI multiple word write . . . . .	21
12	SPI timing diagram . . . . .	22
13	Two SCI operations . . . . .	23
14	Two SDI bytes . . . . .	23
15	Two SDI bytes separated by an SCI operation . . . . .	24
16	Data flow of VS1053b. . . . .	34
17	EarSpeaker externalized sound sources vs. normal inside-the-head sound . . . . .	35
18	VS1053b ADC and DAC data paths with some data registers . . . . .	70
19	VS1053b ADC and DAC data paths with some data registers . . . . .	71
20	RS232 serial interface protocol . . . . .	77
21	I2S interface, 192 kHz. . . . .	82

## 1 Licenses

MPEG Layer-3 audio decoding technology licensed from Fraunhofer IIS and Thomson.

**Note: If you enable Layer I and Layer II decoding, you are liable for any patent issues that may arise from using these formats.** Joint licensing of MPEG 1.0 / 2.0 Layer III does not cover all patents pertaining to layers I and II.

VS1053b contains WMA decoding technology from Microsoft.

**This product is protected by certain intellectual property rights of Microsoft and cannot be used or further distributed without a license from Microsoft.**

VS1053b contains AAC technology (ISO/IEC 13818-7 and ISO/IEC 14496-3) which cannot be used without a proper license from Via Licensing Corporation or individual patent holders.

VS1053b contains spectral band replication (SBR) and parametric stereo (PS) technologies developed by Coding Technologies. Licensing of SBR is handled within MPEG4 through Via Licensing Corporation. Licensing of PS is handled with Coding Technologies.

See <http://www.codingtechnologies.com/licensing/aacplus.htm> for more information.

To the best of our knowledge, if the end product does not play a specific format that otherwise would require a customer license: MPEG 1.0/2.0 layers I and II, WMA, or AAC, the respective license should not be required. Decoding of MPEG layers I and II are disabled by default, and WMA and AAC format exclusion can be easily performed based on the contents of the SCI\_HDAT1 register. Also PS and SBR decoding can be separately disabled.

## 2 Disclaimer

All properties and figures are subject to change.

## 3 Definitions

**B** Byte, 8 bits.

**b** Bit.

**Ki** “Kibi” =  $2^{10}$  = 1024 (IEC 60027-2).

**Mi** “Mebi” =  $2^{20}$  = 1048576 (IEC 60027-2).

**VS\_DSP** VLSI Solution’s DSP core.

**W** Word. In VS\_DSP, instruction words are 32-bit and data words are 16-bit wide.

### 4 Characteristics & Specifications

#### 4.1 Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Analog Positive Supply	AVDD	-0.3	3.6	V
Digital Positive Supply	CVDD	-0.3	1.85	V
I/O Positive Supply	IOVDD	-0.3	3.6	V
Current at Any Non-Power Pin <sup>1</sup>			±50	mA
Voltage at Any Digital Input		-0.3	IOVDD+0.3 <sup>2</sup>	V
Operating Temperature		-30	+85	°C
Storage Temperature		-65	+150	°C

<sup>1</sup> Higher current can cause latch-up.

<sup>2</sup> Must not exceed 3.6 V

#### 4.2 Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Ambient Operating Temperature		-30		+85	°C
Analog and Digital Ground <sup>1</sup>	AGND DGND		0.0		V
Positive Analog, REF=1.23V	AVDD	2.5	2.8	3.6	V
Positive Analog, REF=1.65V <sup>2</sup>	AVDD	3.3	3.3	3.6	V
Positive Digital	CVDD	1.7	1.8	1.85	V
I/O Voltage	IOVDD	1.8	2.8	3.6	V
Input Clock Frequency <sup>3</sup>	XTALI	12	12.288	13	MHz
Internal Clock Frequency	CLKI	12	36.864	55.3	MHz
Internal Clock Multiplier <sup>4</sup>		1.0×	3.0×	4.5×	
Master Clock Duty Cycle		40	50	60	%

<sup>1</sup> Must be connected together as close the device as possible for latch-up immunity.

<sup>2</sup> Reference voltage can be internally selected between 1.23V and 1.65V, see section 9.6.2.

<sup>3</sup> The maximum sample rate that can be played with correct speed is XTALI/256 (or XTALI/512 if SM\_CLK\_RANGE is set). Thus, XTALI must be at least 12.288 MHz (24.576 MHz) to be able to play 48 kHz at correct speed.

<sup>4</sup> Reset value is 1.0×. Recommended SC\_MULT=3.5×, SC\_ADD=1.0× (SCI\_CLOCKF=0x8800). Do not exceed maximum specification for CLKI.



### 4.3 Analog Characteristics

Unless otherwise noted: AVDD=3.3V, CVDD=1.8V, IOVDD=2.8V, REF=1.65V, TA=-30...+85°C, XTALI=12..13MHz, Internal Clock Multiplier 3.5×. DAC tested with 1307.894 Hz full-scale output sinewave, measurement bandwidth 20..20000 Hz, analog output load: LEFT to GBUF 30 Ω, RIGHT to GBUF 30 Ω. Microphone test amplitude 48 mVpp,  $f_s=1$  kHz, Line input test amplitude 1.26 V,  $f_s=1$  kHz.

Parameter	Symbol	Min	Typ	Max	Unit
DAC Resolution			18		bits
Total Harmonic Distortion	THD			0.07	%
Third Harmonic Distortion				0.02	%
Dynamic Range (DAC unmuted, A-weighted)	IDR		100		dB
S/N Ratio (full scale signal)	SNR		94		dB
Interchannel Isolation (Cross Talk), 600Ω + GBUF			80		dB
Interchannel Isolation (Cross Talk), 30Ω + GBUF			53		dB
Interchannel Gain Mismatch		-0.5		0.5	dB
Frequency Response		-0.1		0.1	dB
Full Scale Output Voltage (Peak-to-peak)		1.64	1.85 <sup>1</sup>	2.06	Vpp
Deviation from Linear Phase				5	°
Analog Output Load Resistance	AOLR	16	30 <sup>2</sup>		Ω
Analog Output Load Capacitance				100	pF
Microphone input amplifier gain	MICG		26		dB
Microphone input amplitude			48	140 <sup>3</sup>	mVpp AC
Microphone Total Harmonic Distortion	MTHD		0.03	0.07	%
Microphone S/N Ratio	MSNR	60	70		dB
Microphone input impedances, per pin			45		kΩ
Line input amplitude			2500	2800 <sup>3</sup>	mVpp AC
Line input Total Harmonic Distortion	LTHD		0.005	0.014	%
Line input S/N Ratio	LSNR	85	90		dB
Line input impedance			80		kΩ

<sup>1</sup> 3.0 volts can be achieved with +-to-+ wiring for mono difference sound.

<sup>2</sup> AOLR may be much lower, but below *Typical* distortion performance may be compromised.

<sup>3</sup> Above typical amplitude the Harmonic Distortion increases.

### 4.4 Power Consumption

Tested with an Ogg Vorbis 128 kbps sample and generated sine. Output at full volume. Internal clock multiplier 3.0×. TA=+25°C.

Parameter	Min	Typ	Max	Unit
Power Supply Consumption AVDD, Reset		0.6	5.0	μA
Power Supply Consumption CVDD = 1.8V, Reset		12	20.0	μA
Power Supply Consumption AVDD, sine test, 30 Ω + GBUF	30	36.9	60	mA
Power Supply Consumption CVDD = 1.8V, sine test	8	10	15	mA
Power Supply Consumption AVDD, no load		5		mA
Power Supply Consumption AVDD, output load 30 Ω		11		mA
Power Supply Consumption AVDD, 30 Ω + GBUF		11		mA
Power Supply Consumption CVDD = 1.8V		11		mA

### 4.5 Digital Characteristics

Parameter	Min	Max	Unit
High-Level Input Voltage (xRESET, XTALI, XTALO)	0.7×IOVDD	IOVDD+0.3 <sup>1</sup>	V
High-Level Input Voltage (other input pins)	0.7×CVDD	IOVDD+0.3 <sup>1</sup>	V
Low-Level Input Voltage	-0.2	0.3×CVDD	V
High-Level Output Voltage at XTALO = -0.1 mA	0.7×IOVDD		V
Low-Level Output Voltage at XTALO = 0.1 mA		0.3×IOVDD	V
High-Level Output Voltage at I <sub>O</sub> = -1.0 mA	0.7×IOVDD		V
Low-Level Output Voltage at I <sub>O</sub> = 1.0 mA		0.3×IOVDD	V
Input Leakage Current	-1.0	1.0	μA
SPI Input Clock Frequency <sup>2</sup>		$\frac{CLKI}{7}$	MHz
Rise time of all output pins, load = 50 pF		50	ns

<sup>1</sup> Must not exceed 3.6V

<sup>2</sup> Value for SCI reads. SCI and SDI writes allow  $\frac{CLKI}{4}$ .

### 4.6 Switching Characteristics - Boot Initialization

Parameter	Symbol	Min	Max	Unit
XRESET active time		2		XTALI
XRESET inactive to software ready		22000	50000 <sup>1</sup>	XTALI
Power on reset, rise time to CVDD		10		V/s

<sup>1</sup> DREQ rises when initialization is complete. You should not send any data or commands before that.

## 5 Packages and Pin Descriptions

### 5.1 Packages

LPQFP-48 is a lead (Pb) free and also RoHS compliant package. RoHS is a short name of *Directive 2002/95/EC on the restriction of the use of certain hazardous substances in electrical and electronic equipment.*

#### 5.1.1 LQFP-48




Figure 1: Pin configuration, LQFP-48.

LQFP-48 package dimensions are at <http://www.vlsi.fi/>.




Figure 2: VS1053b in LQFP-48 packaging.

Pad Name	LQFP Pin	Pin Type	Function
MICP / LINE1	1	AI	Positive differential mic input, self-biasing / Line-in 1
MICN	2	AI	Negative differential mic input, self-biasing
XRESET	3	DI	Active low asynchronous reset, schmitt-trigger input
DGND0	4	DGND	Core & I/O ground
CVDD0	5	CPWR	Core power supply
IOVDD0	6	IOPWR	I/O power supply
CVDD1	7	CPWR	Core power supply
DREQ	8	DO	Data request, input bus
GPIO2 / DCLK <sup>1</sup>	9	DIO	General purpose IO 2 / serial input data bus clock
GPIO3 / SDATA <sup>1</sup>	10	DIO	General purpose IO 3 / serial data input
GPIO6 / I2S_SCLK <sup>3</sup>	11	DIO	General purpose IO 6 / I2S_SCLK
GPIO7 / I2S_SDATA <sup>3</sup>	12	DIO	General purpose IO 7 / I2S_SDATA
XDCS / BSYNC <sup>1</sup>	13	DI	Data chip select / byte sync
IOVDD1	14	IOPWR	I/O power supply
VCO	15	DO	For testing only (Clock VCO output)
DGND1	16	DGND	Core & I/O ground
XTALO	17	AO	Crystal output
XTALI	18	AI	Crystal input
IOVDD2	19	IOPWR	I/O power supply
DGND2	20	DGND	Core & I/O ground
DGND3	21	DGND	Core & I/O ground
DGND4	22	DGND	Core & I/O ground
XCS	23	DI	Chip select input (active low)
CVDD2	24	CPWR	Core power supply
GPIO5 / I2S_MCLK <sup>3</sup>	25	DIO	General purpose IO 5 / I2S_MCLK
RX	26	DI	UART receive, connect to IOVDD if not used
TX	27	DO	UART transmit
SCLK	28	DI	Clock for serial bus
SI	29	DI	Serial input
SO	30	DO3	Serial output
CVDD3	31	CPWR	Core power supply
XTEST	32	DI	Reserved for test, connect to IOVDD
GPIO0	33	DIO	Gen. purp. IO 0 (SPIBOOT), use 100 k $\Omega$ pull-down resistor <sup>2</sup>
GPIO1	34	DIO	General purpose IO 1
GND	35	DGND	I/O Ground
GPIO4 / I2S_LROUT <sup>3</sup>	36	DIO	General purpose IO 4 / I2S_LROUT
AGND0	37	APWR	Analog ground, low-noise reference
AVDD0	38	APWR	Analog power supply
RIGHT	39	AO	Right channel output
AGND1	40	APWR	Analog ground
AGND2	41	APWR	Analog ground
GBUF	42	AO	Common buffer for headphones, do NOT connect to ground!
AVDD1	43	APWR	Analog power supply
RCAP	44	AIO	Filtering capacitance for reference
AVDD2	45	APWR	Analog power supply
LEFT	46	AO	Left channel output
AGND3	47	APWR	Analog ground
LINE2	48	AI	Line-in 2 (right channel)

<sup>1</sup> First pin function is active in New Mode, latter in Compatibility Mode.

<sup>2</sup> Unless pull-down resistor is used, SPI Boot is tried. See Chapter 10.9 for details.

<sup>3</sup> If I2S\_CF\_ENA is '0' the pins are used for GPIO. See Chapter 11.14 for details.

Pin types:

Type	Description
DI	Digital input, CMOS Input Pad
DO	Digital output, CMOS Input Pad
DIO	Digital input/output
DO3	Digital output, CMOS Tri-stated Output Pad
AI	Analog input

Type	Description
AO	Analog output
AIO	Analog input/output
APWR	Analog power supply pin
DGND	Core or I/O ground pin
CPWR	Core power supply pin
IOPWR	I/O power supply pin

## 6 Connection Diagram, LQFP-48




Figure 3: Typical connection diagram using LQFP-48.

Figure 3 shows a typical connection diagram for VS1053.

Figure Note 1: Connect either Microphone In or Line In, but not both at the same time.

Note: This connection assumes SM\_SDINew is active (see Chapter 9.6.1). If also SM\_SDISHARE is used, xDCS should be tied low or high (see Chapter 7.1.1).

The common buffer GBUF can be used for common voltage (1.23 V) for earphones. This will eliminate the need for large isolation capacitors on line outputs, and thus the audio output pins from VS1053b may be connected directly to the earphone connector.

GBUF must NOT be connected to ground under any circumstances. If GBUF is not used, LEFT and RIGHT must be provided with coupling capacitors. To keep GBUF stable, you should always have the resistor and capacitor even when GBUF is not used. See application notes for details.

Unused GPIO pins should have a pull-down resistor. Unused line and microphone inputs should not be connected.

If UART is not used, RX should be connected to IOVDD and TX be unconnected.

Do not connect any external load to XTALO.

## 7 SPI Buses

The SPI Bus - which was originally used in some Motorola devices - has been used for both VS1053b's Serial Data Interface SDI (Chapters 7.3 and 9.4) and Serial Control Interface SCI (Chapters 7.4 and 9.5).

### 7.1 SPI Bus Pin Descriptions

#### 7.1.1 VS10xx Native Modes (New Mode, recommended)

These modes are active on VS1053b when SM\_SDINEW is set to 1 (default at startup). DCLK and SDATA are not used for data transfer and they can be used as general-purpose I/O pins (GPIO2 and GPIO3). BSYNC function changes to data interface chip select (XDCS).

SDI Pin	SCI Pin	Description
XDCS	XCS	Active low chip select input. A high level forces the serial interface into standby mode, ending the current operation. A high level also forces serial output (SO) to high impedance state. If SM_SDISHARE is 1, pin XDCS is not used, but the signal is generated internally by inverting XCS.
	SCK	Serial clock input. The serial clock is also used internally as the master clock for the register interface. SCK can be gated or continuous. In either case, the first rising clock edge after XCS has gone low marks the first bit to be written.
	SI	Serial input. If a chip select is active, SI is sampled on the rising CLK edge.
-	SO	Serial output. In reads, data is shifted out on the falling SCK edge. In writes SO is at a high impedance state.

#### 7.1.2 VS1001 Compatibility Mode (deprecated, do not use in new designs)

This mode is active when SM\_SDINEW is set to 0. In this mode, DCLK, SDATA and BSYNC are active.

SDI Pin	SCI Pin	Description
-	XCS	Active low chip select input. A high level forces the serial interface into standby mode, ending the current operation. A high level also forces serial output (SO) to high impedance state.
BSYNC	-	SDI data is synchronized with a rising edge of BSYNC.
DCLK	SCK	Serial clock input. The serial clock is also used internally as the master clock for the register interface. SCK can be gated or continuous. In either case, the first rising clock edge after XCS has gone low marks the first bit to be written.
SDATA	SI	Serial input. SI is sampled on the rising SCK edge, if XCS is low.
-	SO	Serial output. In reads, data is shifted out on the falling SCK edge. In writes SO is at a high impedance state.



## 7.2 Data Request Pin DREQ

The DREQ pin/signal is used to signal if VS1053b's 2048-byte FIFO is capable of receiving data. If DREQ is high, VS1053b can take at least 32 bytes of SDI data or one SCI command. DREQ is turned low when the stream buffer is too full and for the duration of an SCI command.

Because of the 32-byte safety area, the sender may send upto 32 bytes of SDI data at a time without checking the status of DREQ, making controlling VS1053b easier for low-speed microcontrollers.

Note: DREQ may turn low or high at any time, even during a byte transmission. Thus, DREQ should only be used to decide whether to send more bytes. A transmission that has already started doesn't need to be aborted.

Note: In VS1053b DREQ also goes down while an SCI operation is in progress.

There are cases when you still want to send SCI commands when DREQ is low. Because DREQ is shared between SDI and SCI, you can not determine if an SCI command has been executed if SDI is not ready to receive data. In this case you need a long enough delay after every SCI command to make certain none of them are missed. The SCI Registers table in Chapter 9.6 gives the worst-case handling time for each SCI register write.

Note: The status of DREQ can also be read through SCI with the following code. For details on SCI registers, see Chapter 7.4.

```
// This example reads status of DREQ pin through the SPI/SCI register
// interface.
#define SCI_WRAMADDR 7
#define SCI_WRAM 6
while (!endOfFile) {
    int dreq;
    WriteSciReg(SCI_WRAMADDR, 0xC012); // Send address of DREQ register
    dreq = ReadSciReg(SCI_WRAM) & 1; // Read value of DREQ (in bit 0)
    if (dreq) {
        // DREQ high: send 1-32 bytes audio data
    } else {
        // DREQ low: wait 5 milliseconds (so that VS10xx doesn't get
        // continuous SCI operations)
    }
} /* while (!endOfFile) */
```

## 7.3 Serial Protocol for Serial Data Interface (SPI / SDI)

The serial data interface operates in slave mode so DCLK signal must be generated by an external circuit.

Data (SDATA signal) can be clocked in at either the rising or falling edge of DCLK (Chapter 9.6).

VS1053b assumes its data input to be byte-synchronized. SDI bytes may be transmitted either MSb or LSb first, depending of register SCI\_MODE bit SM\_SDIORD (Chapter 9.6.1).

The firmware is able to accept the maximum bitrate the SDI supports.

### 7.3.1 SDI in VS10xx Native Modes (New Mode, recommended)




Figure 4: SDI in VS10xx Native Mode, single-byte transfer

In VS10xx native modes (SM\_NEWMODE is 1), byte synchronization is achieved by XDCS, as shown in Figure 4. The state of XDCS may not change while a data byte transfer is in progress. XDCS does not need to be deactivated and reactivated for every byte transfer, as shown in Figure 5. However, to maintain data synchronization even if there are occasional clock glitches, it is recommended to deactivate and reactivate XDCS every now and then, for example after each 32 bytes of data.

Note that when sending data through SDI you have to check the Data Request Pin DREQ at least after every 32 bytes (Chapter 7.2).




Figure 5: SDI in VS10xx Native Mode, multi-byte transfer,  $X \geq 1$

If SM\_SDISHARE is 1, the XDCS signal is internally generated by inverting the XCS input.

### 7.3.2 SDI Timing Diagram in VS10xx Native Modes (New Mode)




Figure 6: SDI timing diagram

Figure 6 presents SDI bus timing.

Symbol	Min	Max	Unit
tXCSS	5		ns
tSU	0		ns
tH	2		CLKI cycles
tWL	2		CLKI cycles
tWH	2		CLKI cycles
tXCSH	1		CLKI cycles
tXCS	0		CLKI cycles

Note: xDCS is not required to go high between bytes, so tXCS is 0.

Note: Although the timing is derived from the internal clock CLKI, the system always starts up in 1.0× mode, thus CLKI=XTALI. After you have configured a higher clock through SCI\_CLOCKF and waited for DREQ to rise, you can use a higher SPI speed as well.

### 7.3.3 SDI in VS1001 Compatibility Mode (deprecated, do not use in new designs)




Figure 7: SDI in VS1001 Mode - one byte transfer. Do not use in new designs!

When VS1053b is running in VS1001 compatibility mode, a BSYNC signal must be generated to ensure correct bit-alignment of the input bitstream, as shown in Figures 7 and 8.

The first DCLK sampling edge (rising or falling, depending on selected polarity), during which the BSYNC is high, marks the first bit of a byte (LSB, if LSB-first order is used, MSB, if MSB-first order is used). If BSYNC is '1' when the last bit is received, the receiver stays active and next 8 bits are also received.




Figure 8: SDI in VS1001 Mode - two byte transfer. Do not use in new designs!

### 7.3.4 Passive SDI Mode (deprecated, do not use in new designs)

If SM\_NEWMODE is 0 and SM\_SDISHARE is 1, the operation is otherwise like the VS1001 compatibility mode, but bits are only received while the BSYNC signal is '1'. Rising edge of BSYNC is still used for synchronization.

## 7.4 Serial Protocol for Serial Command Interface (SPI / SCI)

The serial bus protocol for the Serial Command Interface SCI (Chapter 9.5) consists of an instruction byte, address byte and one 16-bit data word. Each read or write operation can read or write a single register. Data bits are read at the rising edge, so the user should update data at the falling edge. Bytes are always send MSb first. XCS should be low for the full duration of the operation, but you can have pauses between bits if needed.

The operation is specified by an 8-bit instruction opcode. The supported instructions are read and write. See table below.

Instruction		
Name	Opcode	Operation
READ	0b0000 0011	Read data
WRITE	0b0000 0010	Write data

Note: VS1053b sets DREQ low after each SCI operation. The duration depends on the operation. It is not allowed to finish a new SCI/SDI operation before DREQ is high again.

### 7.4.1 SCI Read




Figure 9: SCI word read

VS1053b registers are read from using the following sequence, as shown in Figure 9. First, XCS line is pulled low to select the device. Then the READ opcode (0x3) is transmitted via the SI line followed by an 8-bit word address. After the address has been read in, any further data on SI is ignored by the chip. The 16-bit data corresponding to the received address will be shifted out onto the SO line.

XCS should be driven high after data has been shifted out.

DREQ is driven low for a short while when in a read operation by the chip. This is a very short time and doesn't require special user attention.

## 7.4.2 SCI Write




Figure 10: SCI word write

VS1053b registers are written from using the following sequence, as shown in Figure 10. First, XCS line is pulled low to select the device. Then the WRITE opcode (0x2) is transmitted via the SI line followed by an 8-bit word address.

After the word has been shifted in and the last clock has been sent, XCS should be pulled high to end the WRITE sequence.

After the last bit has been sent, DREQ is driven low for the duration of the register update, marked "execution" in the figure. The time varies depending on the register and its contents (see table in Chapter 9.6 for details). If the maximum time is longer than what it takes from the microcontroller to feed the next SCI command or SDI byte, status of DREQ must be checked before finishing the next SCI/SDI operation.

## 7.4.3 SCI Multiple Write




Figure 11: SCI multiple word write

VS1053b allows for the user to send multiple words to the same SCI register, which allows fast SCI uploads, shown in Figure 11. The main difference to a single write is that instead of

bringing XCS up after sending the last bit of a data word, the next data word is sent immediately. After the last data word, XCS is driven high as with a single word write.

After the last bit of a word has been sent, DREQ is driven low for the duration of the register update, marked “execution” in the figure. The time varies depending on the register and its contents (see table in Chapter 9.6 for details). If the maximum time is longer than what it takes from the microcontroller to feed the next SCI command or SDI byte, status of DREQ must be checked before finishing the next SCI/SDI operation.

### 7.4.4 SCI Timing Diagram




Figure 12: SPI timing diagram

The SCI timing diagram is presented in Figure 12.

Symbol	Min	Max	Unit
tXCSS	5		ns
tSU	0		ns
tH	2		CLKI cycles
tZ	0		ns
tWL	2		CLKI cycles
tWH	2		CLKI cycles
tV	2 (+ 25 ns <sup>1</sup> )		CLKI cycles
tXCSH	1		CLKI cycles
tXCS	2		CLKI cycles
tDIS		10	ns

<sup>1</sup> 25 ns is when pin loaded with 100 pF capacitance. The time is shorter with lower capacitance.

Note: Although the timing is derived from the internal clock CLKI, the system always starts up in 1.0× mode, thus CLKI=XTALI. After you have configured a higher clock through SCI\_CLOCKF and waited for DREQ to rise, you can use a higher SPI speed as well.

Note: Because tWL + tWH + tH is 6×CLKI + 25 ns, the maximum speed for SCI reads is CLKI/7.

## 7.5 SPI Examples with SM\_SDINew and SM\_SDISHARED set

### 7.5.1 Two SCI Writes




Figure 13: Two SCI operations

Figure 13 shows two consecutive SCI operations. Note that xCS *must* be raised to inactive state between the writes. Also DREQ must be respected as shown in the figure.

### 7.5.2 Two SDI Bytes




Figure 14: Two SDI bytes

SDI data is synchronized with a raising edge of xCS as shown in Figure 14. However, every byte doesn't need separate synchronization.



### 7.5.3 SCI Operation in Middle of Two SDI Bytes




Figure 15: Two SDI bytes separated by an SCI operation

Figure 15 shows how an SCI operation is embedded in between SDI operations. xCS edges are used to synchronize both SDI and SCI. Remember to respect DREQ as shown in the figure.

## 8 Supported Audio Decoder Formats

Conventions	
Mark	Description
+	Format is supported
?	Format is supported but not thoroughly tested
-	Format exists but is not supported
	Format doesn't exist

### 8.1 Supported MP3 (MPEG layer III) Formats

MPEG 1.0<sup>1</sup>:

Samplerate / Hz	Bitrate / kbit/s													
	32	40	48	56	64	80	96	112	128	160	192	224	256	320
48000	+	+	+	+	+	+	+	+	+	+	+	+	+	+
44100	+	+	+	+	+	+	+	+	+	+	+	+	+	+
32000	+	+	+	+	+	+	+	+	+	+	+	+	+	+

MPEG 2.0<sup>1</sup>:

Samplerate / Hz	Bitrate / kbit/s													
	8	16	24	32	40	48	56	64	80	96	112	128	144	160
24000	+	+	+	+	+	+	+	+	+	+	+	+	+	+
22050	+	+	+	+	+	+	+	+	+	+	+	+	+	+
16000	+	+	+	+	+	+	+	+	+	+	+	+	+	+

MPEG 2.5<sup>1</sup>:

Samplerate / Hz	Bitrate / kbit/s													
	8	16	24	32	40	48	56	64	80	96	112	128	144	160
12000	+	+	+	+	+	+	+	+	+	+	+	+	+	+
11025	+	+	+	+	+	+	+	+	+	+	+	+	+	+
8000	+	+	+	+	+	+	+	+	+	+	+	+	+	+

<sup>1</sup> Also all variable bitrate (VBR) formats are supported.