imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





1024K I²C Serial EEPROM

Device Selection Table

Part Number	Vcc Range	Max. Clock Frequency	Temp. Ranges
24AA1026	1.7V-5.5V	400 kHz ⁽¹⁾	I
24LC1026	2.5V-5.5V	400 kHz ⁽²⁾	I, E
24FC1026	1.8V-5.5V	1 MHz ⁽³⁾	I

- **Note 1:** 100 kHz for Vcc < 2.5V
 - 2: 100 kHz for Vcc < 4.5V (E-temp)
 - 3: 400 kHz for Vcc < 2.5V

Features

- Low-Power CMOS Technology:
 - Read current 450 µA, maximum
 - Standby current 5 μA, maximum
- 2-Wire Serial Interface, I²C Compatible
- Cascadable up to Four Devices
- · Schmitt Trigger Inputs for Noise Suppression
- · Output Slope Control to Eliminate Ground Bounce
- · 100 kHz and 400 kHz Clock Compatibility
- 1 MHz Clock for FC Versions
- Page Write Time 3 ms, typical
- Self-Timed Erase/Write Cycle
- 128-Byte Page Write Buffer
- Hardware Write-Protect
- Electrostatic Discharge (ESD) Protection >4000V
- · More than One Million Erase/Write Cycles
- Data Retention >200 Years
- Factory Programming Available
- · Packages Include 8-lead PDIP, SOIC and SOIJ
- RoHS Compliant
- Temperature Ranges:
 - Industrial (I): -40°C to +85°C
 - Automotive (E): -40°C to +125°C


Description

The Microchip Technology Incorporated 24AA1026/24LC1026/24FC1026 (24XX1026*) is a 128K x 8 (1024 Kbit) Serial Electrically Erasable PROM, capable of operation across a broad voltage range (1.7V to 5.5V).


It has been developed for advanced, low-power applications such as personal communications or data acquisition. This device has both byte write and page write capability of up to 128 bytes of data.

This device is capable of both random and sequential reads. Reads may be sequential within address boundaries 0000h to FFFFh and 10000h to 1FFFFh. Functional address lines allow up to four devices on the same data bus. This allows for up to 4 Mbits total system EEPROM memory. This device is available in the standard 8-pin PDIP, SOIC and SOIJ packages.

Package Type



Block Diagram



*24XX1026 is used in this document as a generic part number for the 24AA1026/24LC1026/24FC1026 devices.

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

Vcc	6.5V
All inputs and outputs w.r.t. Vss	0.6V to Vcc+1.0V
Storage temperature	65°C to +150°C
Ambient temperature with power applied	40°C to +125°C
ESD protection on all pins	≥4 kV

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: DC CHARACTERISTICS

DC CHARACTERISTICS			Electrical Characteristics:Industrial (I): $VCC = +1.7V$ to $5.5V$ $TA = -40^{\circ}C$ to $+85^{\circ}C$ Automotive (E): $VCC = +2.5V$ to $5.5V$ $TA = -40^{\circ}C$ to $+125^{\circ}C$			
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
D1	Vih	High-Level Input Voltage	0.7 Vcc		V	
D2	Vi∟	Low-Level Input Voltage	—	0.3 Vcc	V	$Vcc \ge 2.5V$
				0.2 Vcc	V	Vcc < 2.5V
D3	Vhys	Hysteresis of Schmitt Trigger Inputs (SDA, SCL pins)	0.05 Vcc	_	V	Vcc ≥ 2.5V (Note)
D4	Vol	Low-Level Output Voltage	—	0.40	V	IOL = 3.0 mA @ VCC = 4.5V IOL = 2.1 mA @ VCC = 2.5V
D5	ILI	Input Leakage Current	—	±1	μA	VIN = VSS or VCC VIN = VSS or VCC
D6	Ilo	Output Leakage Current	_	±1	μΑ	VOUT = VSS or VCC
D7	Cin, Cout	Pin Capacitance (all inputs/outputs)	—	10	pF	Vcc = 5.0V (Note) Ta = 25°C, FcLk = 1 MHz
D8	ICCREAD	Operating Current	—	450	μΑ	Vcc = 5.5V, SCL = 400 kHz
	ICCWRITE		—	5	mA	VCC = 5.5V
D9	Iccs	Standby Current	—	5	μΑ	SCL = SDA = VCC = 5.5V A1 = A2 = WP = VSS

Note: This parameter is periodically sampled and not 100% tested.

AC CHARACTERISTICS			Electrical Characteristics:Industrial (I): $Vcc = +1.7V$ to 5.5V $TA = -40^{\circ}C$ to $+85^{\circ}C$ Automotive (E): $Vcc = +2.5V$ to 5.5V $TA = -40^{\circ}C$ to $+125^{\circ}C$					
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Conditions		
1	FCLK	Clock Frequency		100	kHz	$1.7V \le Vcc \le 2.5V$		
			_	100	kHz	$2.5V \le VCC \le 4.5V$, E-temp		
			_	400	kHz	$2.5V \le Vcc \le 5.5V$		
				400	kHz	1.8V ≤ Vcc ≤ 2.5V (24FC1026)		
			_	1000	kHz	2.5V ≤ Vcc ≤ 5.5V (24FC1026)		
2	THIGH	Clock High Time	4000	_	ns	$1.7V \le Vcc \le 2.5V$		
			4000	_	ns	$2.5V \le Vcc \le 4.5V$, E-temp		
			600	—	ns	$2.5V \le Vcc \le 5.5V$		
			600	—	ns	1.8V ≤ Vcc ≤ 2.5V (24FC1026)		
			500	—	ns	2.5V ≤ Vcc ≤ 5.5V (24FC1026)		
3	TLOW	Clock Low Time	4700	_	ns	$1.7V \le Vcc \le 2.5V$		
			4700	—	ns	$2.5V \le VCC \le 4.5V$, E-temp		
			1300	—	ns	$2.5V \le Vcc \le 5.5V$		
			1300	_	ns	1.8V ≤ Vcc ≤ 2.5V (24FC1026)		
			500	—	ns	2.5V ≤ Vcc ≤ 5.5V (24FC1026)		
4	TR	SDA and SCL Rise Time	_	1000	ns	$1.7V \le Vcc \le 2.5V$		
		(Note 1)	_	1000	ns	$2.5V \le VCC \le 4.5V$, E-temp		
			_	300	ns	$2.5V \le Vcc \le 5.5V$		
			_	300	ns	1.8V ≤ Vcc ≤ 2.5V (24FC1026)		
			_	300	ns	2.5V ≤ Vcc ≤ 5.5V (24FC1026)		
5	TF	SDA and SCL Fall Time		300	ns	All except 24FC1026		
		(Note 1)		100	ns	1.8V ≤ Vcc ≤ 5.5V (24FC1026)		
6	THD:STA	Start Condition Hold Time	4000	—	ns	$1.7V \le VCC \le 2.5V$		
			4000		ns	$2.5V \le VCC \le 4.5V$, E-temp		
			600		ns	$2.5V \le Vcc \le 5.5V$		
			600	—	ns	$1.8V \le VCC \le 2.5V$ (24FC1026)		
			250	_	ns	$2.5V \le VCC \le 5.5V$ (24FC1026)		
7	TSU:STA	Start Condition Setup	4700	—	ns	$1.7V \le VCC \le 2.5V$		
		Time	4700	—	ns	$2.5V \le VCC \le 4.5V$, E-temp		
			600		ns	$2.5V \le Vcc \le 5.5V$		
			600	—	ns	$1.8V \le VCC \le 2.5V$ (24FC1026)		
			250	—	ns	$2.5V \le VCC \le 5.5V$ (24FC1026)		
8	THD:DAT	Data Input Hold Time	0		ns	(Note 2)		

TABLE 1-2: AC CHARACTERISTICS

Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

3: The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.

4: This parameter is not tested but established by characterization. For endurance estimates in a specific application, please consult the Total Endurance[™] Model which can be obtained from Microchip's website at www.microchip.com.


	1	RISTICS (Continued)	Electrical Characteristics: Industrial (I): Vcc = +1.7V to 5.5V TA = -40°C to +85°C Automotive (E): Vcc = +2.5V to 5.5V TA = -40°C to +125°C					
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Conditions		
9	TSU:DAT	Data Input Setup Time	250		ns	$1.7V \le Vcc \le 2.5V$		
			250	_	ns	$2.5V \le VCC \le 4.5V$, E-temp		
			100	_	ns	$2.5V \le Vcc \le 5.5V$		
			100	_	ns	1.8V ≤ Vcc ≤ 2.5V (24FC1026)		
			100		ns	2.5V ≤ Vcc ≤ 5.5V (24FC1026)		
10	TSU:STO	Stop Condition Setup	4000		ns	$1.7V \le Vcc \le 2.5V$		
		Time	4000	_	ns	$2.5V \le VCC \le 4.5V$, E-temp		
			600	_	ns	$2.5V \le Vcc \le 5.5V$		
			600	_	ns	1.8V ≤ Vcc ≤ 2.5V (24FC1026)		
			250	_	ns	2.5V ≤ Vcc ≤ 5.5V (24FC1026)		
11	TSU:WP	WP Setup Time	4000	_	ns	$1.7V \le Vcc \le 2.5V$		
			4000		ns	$2.5V \le VCC \le 4.5V$, E-temp		
			600	_	ns	$2.5V \le Vcc \le 5.5V$		
			600		ns	1.8V ≤ Vcc ≤ 2.5V (24FC1026)		
			600	_	ns	2.5V ≤ Vcc ≤ 5.5V (24FC1026)		
12	THD:WP	WP Hold Time	4700	_	ns	$1.7V \le Vcc \le 2.5V$		
			4700		ns	$2.5V \le VCC \le 4.5V$, E-temp		
			1300	_	ns	$2.5V \le Vcc \le 5.5V$		
			1300	_	ns	$1.8V \le VCC \le 2.5V$ (24FC1026)		
			1300	_	ns	$2.5V \le VCC \le 5.5V$ (24FC1026)		
13	ΤΑΑ	Output Valid from Clock	_	3500	ns	$1.7V \le Vcc \le 2.5V$		
		(Note 2)	_	3500	ns	$2.5V \le VCC \le 4.5V$, E-temp		
			—	900	ns	$2.5V \le VCC \le 5.5V$		
			—	900	ns	$1.8V \le VCC \le 2.5V$ (24FC1026)		
			_	400	ns	$2.5V \le VCC \le 5.5V$ (24FC1026)		
14	TBUF	Bus Free Time: bus time	4700		ns	$1.7V \leq Vcc \leq 2.5V$		
		must be free before a new	4700		ns	$2.5V \le VCC \le 4.5V$, E-temp		
		transmission can start	1300		ns	$2.5V \le VCC \le 5.5V$		
			1300		ns	1.8V ≤ Vcc ≤ 2.5V (24FC1026)		
			500		ns	2.5V ≤ Vcc ≤ 5.5V (24FC1026)		
15	TSP	Input Filter Spike Suppression (SDA and SCL pins)	—	50	ns	All except 24FC1026 (Notes 1 and 3)		
16	Twc	Write Cycle Time (byte or page)	_	5	ms			
17		Endurance	1,000,000	_	cycles	Page mode, 25°C, VCC = 5.5V (Note 4)		

Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

3: The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.

4: This parameter is not tested but established by characterization. For endurance estimates in a specific application, please consult the Total Endurance[™] Model which can be obtained from Microchip's website at www.microchip.com.



2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

TADLE Z-T.	FINTO					
Name	PDIP	SOIC	SOIJ	Function		
NC	1	1	1	Not Connected		
A1	2	2	2 User Configurable Chip Select			
A2	3	3	3	User Configurable Chip Select		
Vss	4	4	4	Ground		
SDA	5	5	5	Serial Data		
SCL	6	6	6	Serial Clock		
WP	7	7	7	Write-Protect Input		
Vcc	8	8	8	+1.7 to 5.5V (24AA1026) +2.5 to 5.5V (24LC1026) +1.8 to 5.5V (24FC1026)		

TABLE 2-1: PIN FUNCTION TABLE

2.1 A1, A2 Chip Address Inputs

The A1 and A2 inputs are used by the 24XX1026 for multiple device operations. The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the comparison is true.

Up to four devices may be connected to the same bus by using different Chip Select bit combinations. In most applications, the chip address inputs A1 and A2 are hard-wired to logic '0' or logic '1'. For applications in which these pins are controlled by a microcontroller or other programmable device, the chip address pins must be driven to logic '0' or logic '1' before normal device operation can proceed.

2.2 Serial Data (SDA)

This is a bidirectional pin used to transfer addresses and data into and data out of the device. It is an open-drain terminal, therefore, the SDA bus requires a pull-up resistor to Vcc (typical 10 k Ω for 100 kHz, 2 k Ω for 400 kHz and 1 MHz).

For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the Start and Stop conditions.

2.3 Serial Clock (SCL)

This input is used to synchronize the data transfer from and to the device.

2.4 Write-Protect (WP)

This pin must be connected to either Vss or Vcc. If tied to Vss, write operations are enabled. If tied to Vcc, write operations are inhibited, but read operations are not affected.

3.0 FUNCTIONAL DESCRIPTION

The 24XX1026 supports a bidirectional 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The bus must be controlled by a master device which generates the Serial Clock (SCL), controls the bus access, and generates the Start and Stop conditions while the 24XX1026 works as a slave. Both master and slave can operate as a transmitter or receiver, but the master device determines which mode is activated.

4.0 BUS CHARACTERISTICS

The following **bus protocol** has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as a Start or Stop condition.

Accordingly, the following bus conditions have been defined (Figure 4-1).

4.1 Bus Not Busy (A)

Both data and clock lines remain high.

4.2 Start Data Transfer (B)

A high-to-low transition of the SDA line while the clock (SCL) is high determines a Start condition. All commands must be preceded by a Start condition.

4.3 Stop Data Transfer (C)

A low-to-high transition of the SDA line while the clock (SCL) is high determines a Stop condition. All operations must end with a Stop condition.

4.4 Data Valid (D)

The state of the data line represents valid data when, after a Start condition, the data line is stable for the duration of the high period of the clock signal.

The data on the line must be changed during the low period of the clock signal. There is one bit of data per clock pulse.

Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of the data bytes transferred between the Start and Stop conditions is determined by the master device.


4.5 Acknowledge

Each receiving device, when addressed, is obliged to generate an Acknowledge signal after the reception of each byte. The master device must generate an extra clock pulse which is associated with this Acknowledge bit.


Note:	The 24XX1026 does not generate any
	Acknowledge bits if an internal
	programming cycle is in progress,
	however, the control byte that is being
	polled must match the control byte used to
	initiate the write cycle.

A device that acknowledges must pull-down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. During reads, a master must signal an end of data to the slave by NOT generating an Acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave (24XX1026) will leave the data line high to enable the master to generate the Stop condition.









5.0 DEVICE ADDRESSING


A control byte is the first byte received following the Start condition from the master device (Figure 5-1). The control byte consists of a 4-bit control code; for the 24XX1026, this is set as `1010' binary for read and write operations. The next two bits of the control byte are the Chip Select bits (A2, A1). The Chip Select bits allow the use of up to four 24XX1026 devices on the same bus and are used to select which device is accessed. The Chip Select bits in the control byte must correspond to the logic levels on the corresponding A2 and A1 pins for the device to respond. These bits are in effect the two Most Significant bits (MSb) of the word address. The next bit of the control byte is the block select bit (B0). This bit acts as the A16 address bit for accessing the entire array.

The last bit of the control byte defines the operation to be performed. When set to a one, a read operation is selected, and when set to a zero, a write operation is selected. The next two bytes received define the address of the first data byte (Figure 5-2). The upper address bits are transferred first, followed by the Least Significant bits (LSb).

Following the Start condition, the 24XX1026 monitors the SDA bus checking the device type identifier being transmitted. Upon receiving a `1010' code and appropriate device select bits, the slave device outputs an Acknowledge signal on the SDA line. Depending on the state of the R/W bit, the 24XX1026 will select a read or write operation.

This device has an internal addressing boundary limitation that is divided into two segments of 512K bits. Block select bit 'B0' is used to control access to each segment.

FIGURE 5-1: CONTROL BYTE




5.1 Contiguous Addressing Across Multiple Devices

The Chip Select bits A2 and A1 can be used to expand the contiguous address space for up to 4 Mbit by adding up to four 24XX1026's on the same bus. In this case, software can use A1 of the **control byte** as address bit A17 and A2 as address bit A18. It is not possible to sequentially read across device boundaries.

Each device has internal addressing boundary limitations. This divides each part into two segments of 512K bits. The block select bit 'B0' controls access to each "half".

Sequential read operations are limited to 512K blocks. To read through four devices on the same bus, eight random Read commands must be given.

FIGURE 5-2: ADDRESS SEQUENCE BIT ASSIGNMENTS



6.0 WRITE OPERATIONS

6.1 Byte Write

Following the Start condition from the master, the control code (four bits), the Chip Select (two bits), the block select (one bit), and the R/W bit (which is a logic low) are clocked onto the bus by the master transmitter. This indicates to the addressed slave receiver that the address high byte will follow after it has generated an Acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the master is the high-order byte of the word address and will be written into the Address Pointer of the 24XX1026. The next byte is the Least Significant Address Byte. After receiving another Acknowledge signal from the 24XX1026, the master device will transmit the data word to be written into the addressed memory location. The 24XX1026 acknowledges again and the master generates a Stop condition. This initiates the internal write cycle and during this time, the 24XX1026 will not generate Acknowledge signals as long as the control byte being polled matches the control byte that was used to initiate the write (Figure 6-1). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command, but no write cycle will occur, no data will be written and the device will immediately accept a new command. After a byte Write command, the internal address counter will point to the address location following the one that was just written.

Note:	When doing a write of less than 128 bytes
	the data in the rest of the page is
	refreshed along with the data bytes being
	written. This will force the entire page to
	endure a write cycle, for this reason
	endurance is specified per page.

6.2 Page Write


The write control byte, word address and the first data byte are transmitted to the 24XX1026 in the same way as in a byte write. But instead of generating a Stop condition, the master transmits up to 127 additional bytes, which are temporarily stored in the on-chip page buffer and will be written into memory after the master has transmitted a Stop condition. After receipt of each word, the seven lower Address Pointer bits are internally incremented by one. If the master should transmit more than 128 bytes prior to generating the Stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the Stop condition is received, an internal write cycle will begin (Figure 6-2). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command, but no write cycle will occur, no data will be written and the device will immediately accept a new command.

6.3 Write Protection

The WP pin allows the user to write-protect the entire array (00000-1FFFF) when the pin is tied to Vcc. If tied to Vss the write protection is disabled. The WP pin is sampled at the Stop bit for every Write command (Figure 1-1). Toggling the WP pin after the Stop bit will have no effect on the execution of the write cycle.

Note: Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and end at addresses that are integer multiples of [page size - 1]. If a Page Write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page as might be expected. It is therefore necessary for the application software to prevent page write operations that would attempt to cross a page boundary.

A C K




A C K A C K A C K A C K

Bus Activity

7.0 ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete. (This feature can be used to maximize bus throughput.) Once the Stop condition for a Write command has been issued from the master, the device initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the master sending a Start condition, followed by the control byte for a Write command (R/W = 0). If the device is still busy with the write cycle, then no ACK will be returned. If no ACK is returned, then the Start bit and control byte must be resent. If the cycle is complete, then the device will return the ACK and the master can then proceed with the next Read or Write command. See Figure 7-1 for flow diagram.

Note: Care must be taken when polling the 24XX1026. The control byte that was used to initiate the write needs to match the control byte used for polling.



8.0 READ OPERATION


Read operations are initiated in the same way as write operations with the exception that the R/W bit of the control byte is set to one. There are three basic types of read operations: current address read, random read and sequential read.

8.1 Current Address Read

The 24XX1026 contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous read access was to address n (n is any legal address), the next current address read operation would access data from address n + 1.

Upon receipt of the control byte with R/\overline{W} bit set to one, the 24XX1026 issues an acknowledge and transmits the 8-bit data word. The master will not acknowledge the transfer, but does generate a Stop condition and the 24XX1026 discontinues transmission (Figure 8-1).






8.2 Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the 24XX1026 as part of a write operation (R/W bit set to '0'). After the word address is sent, the master generates a Start condition following the acknowledge. This terminates the write operation, but not before the internal Address Pointer is set. Then, the master issues the control byte again, but with the R/W bit set to a one. The 24XX1026 will then issue an acknowledge and transmit the 8-bit data word. The master will not acknowledge the transfer, but does generate a Stop condition which causes the 24XX1026 to discontinue transmission (Figure 8-2). After a random Read command, the internal address counter will point to the address location following the one that was just read.


8.3 Sequential Read

Sequential reads are initiated in the same way as a random read except that after the 24XX1026 transmits the first data byte, the master issues an acknowledge as opposed to the Stop condition used in a random read. This acknowledge directs the 24XX1026 to transmit the next sequentially addressed 8-bit word (Figure 8-3). Following the final byte transmitted to the master, the master will NOT generate an acknowledge, but will generate a Stop condition. To provide sequential reads, the 24XX1026 contains an internal Address Pointer which is incremented by one at the completion of each operation. This Address Pointer allows half the memory contents to be serially read during one operation. Sequential read address boundaries are 00000h to 0FFFFh and 10000h to 1FFFFh. internal Address Pointer The will automatically roll over from address 0FFFh to address 00000h if the master acknowledges the byte received from the array address, 0FFFFh. The internal address counter will automatically roll over from address 1FFFFh to address 10000h if the master acknowledges the byte received from the array address 1FFFFh.



9.0 PACKAGING INFORMATION

9.1 Package Marking Information*




and traceability code (facility code, mask rev#, and assembly code). For device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office.


For very small packages with no room for the JEDEC[®] designator Note: (e_3) , the marking will only appear on the outer carton or reel label.


In the event the full Microchip part number cannot be marked on one line, it Note: will be carried over to the next line, thus limiting the number of available characters for customer-specific information.


8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging













Microchip Technology Drawing No. C04-018D Sheet 1 of 2

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units		INCHES	
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν		8	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	-	-	.430

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-018D Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057C Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimensio	Dimension Limits		NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	Е	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D		4.90 BSC	
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.17	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX		
Contact Pitch	E		1.27 BSC			
Contact Pad Spacing	С		5.40			
Contact Pad Width (X8)	X1			0.60		
Contact Pad Length (X8)	Y1			1.55		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-056C Sheet 1 of 2

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S
Dimensio	on Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	A	1.77	-	2.03
Standoff §	A1	0.05		0.25
Molded Package Thickness	A2	1.75	-	1.98
Overall Width	E	7.94 BSC		
Molded Package Width	E1	5.25 BSC		
Overall Length	D		5.26 BSC	
Foot Length	L	0.51	-	0.76
Lead Thickness	С	0.15	-	0.25
Lead Width	b	0.36	-	0.51
Mold Draft Angle	Θ1	-	-	15°
Lead Angle	Θ2	0°	-	8°
Foot Angle	Θ3	0°	-	8°


Notes:

- 1. SOIJ, JEITA/EIAJ Standard, Formerly called SOIC
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.

Microchip Technology Drawing No. C04-056C Sheet 2 of 2

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Overall Width	Z1			9.00
Contact Pad Spacing	C1		7.30	
Contact Pad Width (X8)	X1			0.65
Contact Pad Length (X8)	Y1			1.70
Distance Between Pads	G1	5.60		
Distance Between Pads	G	0.62		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2056C

APPENDIX A: REVISION HISTORY

Revision A (01/2011)

Original release of this document.

Revision B (5/2011)

Added Automotive Temperature.

Revision C (04/2012)

Revised document title (removed CMOS); Revised Table 1-1, Param D9; Revised Section 5.1.

Revision D (07/2013)

Added TSSOP package.

Revision E (11/2015)

Removed TSSOP package.

NOTES:

THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://www.microchip.com/support