## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## 256 K I $^{2}{ }^{\text {TM }}$ CMOS Serial EEPROM

## Device Selection Table

| Part <br> Number | Vcc <br> Range | Max. Clock <br> Frequency | Temp. <br> Ranges |
| :---: | :---: | :---: | :---: |
| 24AA256 | $1.7-5.5 \mathrm{~V}$ | $400 \mathrm{kHz}^{(1)}$ | $\mathrm{I}, \mathrm{E}$ |
| 24 LC 256 | $2.5-5.5 \mathrm{~V}$ | 400 kHz | $\mathrm{I}, \mathrm{E}$ |
| 24FC256 | $1.7-5.5 \mathrm{~V}$ | $1 \mathrm{MHz}^{(2)}$ | I |
| Note 1: 100 kHz for $\mathrm{Vcc}<2.5 \mathrm{~V}$. |  |  |  |
| 2: 400 kHz for $\mathrm{Vcc}<2.5 \mathrm{~V}$. |  |  |  |

## Features:

- Single Supply with Operation Down to 1.7 V for 24AA256 and 24FC256 Devices, 2.5V for 24LC256 Devices
- Low-Power CMOS Technology:
- Read current: 400 uA max. at $5.5 \mathrm{~V}, 400 \mathrm{kHz}$
- Standby current: 1 uA max. at 3.6 V , I-temp
- 2-Wire Serial Interface, $\mathrm{I}^{2} \mathrm{C}^{\text {TM }}$ Compatible
- Cascadable up to Eight Devices
- Schmitt Trigger Inputs for Noise Suppression
- Output Slope Control to Eliminate Ground Bounce
- 100 kHz and 400 kHz Clock Compatibility
- Page Write Time 5 ms Max.
- Self-Timed Erase/Write Cycle
- 64-Byte Page Write Buffer
- Hardware Write-Protect
- ESD Protection >4000V
- More than One Million Erase/Write Cycles
- Data Retention >200 years
- Factory Programming Available
- Packages Include 8-lead PDIP, SOIC, SOIJ, DFN, TDFN, TSSOP and MSOP
- RoHS Compliant


## Package Types

- Temperature Ranges:
- Industrial (I): $\quad-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Automotive (E): $\quad-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$


## Description:

The Microchip Technology Inc. 24AA256/24LC256/ 24 FC 256 ( $24 \mathrm{XX} 2566^{*}$ ) is a $32 \mathrm{~K} \times 8$ ( 256 Kbit ) Serial Electrically Erasable PROM, capable of operation across a broad voltage range ( 1.7 V to 5.5 V ). It has been developed for advanced, low-power applications such as personal communications or data acquisition. This device also has a page write capability of up to 64 bytes of data. This device is capable of both random and sequential reads up to the 256 K boundary. Functional address lines allow up to eight devices on the same bus, for up to 2 Mbit address space. This device is available in the standard 8 -pin plastic DIP, SOIC, SOIJ, TSSOP, MSOP, DFN and TDFN packages. The 24AA256 is also available in the 8-lead Chip Scale package.

## Block Diagram




Note 1: * Pins A0 and A1 are no connects for the MSOP package only.
Note 2: Available in I-temp, "AA" only.
*24XX256 is used in this document as a generic part number for the 24AA256/24LC256/24FC256 devices.

## 24AA256/24LC256/24FC256

### 1.0 ELECTRICAL CHARACTERISTICS


#### Abstract

Absolute Maximum Ratings ${ }^{(\dagger)}$ Vcc. $\qquad$ All inputs and outputs w.r.t. Vss -0.6 V to $\mathrm{Vcc}+1.0 \mathrm{~V}$ $\qquad$ Ambient temperature with power applied ............................................................................................... $40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ $\qquad$


$\dagger$ NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## TABLE 1-1: DC CHARACTERISTICS

| DC CHARACTERISTICS |  |  | Electrical Industrial (I) Automotive | $\begin{aligned} & \mathrm{Vcc}=+1.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{Vcc}=+1.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{TA}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{TA}=-40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param. No. | Sym. | Characteristic | Min. | Max. | Units |  | Conditions |
|  | - | A0, A1, A2, SCL, SDA and WP pins: | - | - | - | - |  |
| D1 | VIH | High-level input voltage | 0.7 Vcc | - | V | - |  |
| D2 | VIL | Low-level input voltage | - | $\begin{aligned} & 0.3 \mathrm{Vcc} \\ & 0.2 \mathrm{Vcc} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  |  |
| D3 | VHYS | Hysteresis of Schmitt Trigger inputs (SDA, SCL pins) | 0.05 Vcc | - | V | Vcc | 2.5V (Note) |
| D4 | Vol | Low-level output voltage | - | 0.40 | V |  | $\begin{aligned} & .0 \mathrm{~mA} @ \mathrm{Vcc}=4.5 \mathrm{~V} \\ & .1 \mathrm{~mA} @ \mathrm{Vcc}=2.5 \mathrm{~V} \end{aligned}$ |
| D5 | ILI | Input leakage current | - | $\pm 1$ | $\mu \mathrm{A}$ |  | $\begin{aligned} & \text { Ss or } \mathrm{Vcc}, \mathrm{WP}=\mathrm{Vss} \\ & \text { ss or Vcc, WP }=\mathrm{Vcc} \end{aligned}$ |
| D6 | ILO | Output leakage current | - | $\pm 1$ | $\mu \mathrm{A}$ | Vout | Vss or Vcc |
| D7 | Cin, COUT | Pin capacitance (all inputs/outputs) | - | 10 | pF |  | 5.0 V (Note) <br> $5^{\circ} \mathrm{C}$, FCLK $=1 \mathrm{MHz}$ |
| D8 | Icc Read | Operating current | - | 400 | $\mu \mathrm{A}$ | Vcc | $5.5 \mathrm{~V}, \mathrm{SCL}=400 \mathrm{kHz}$ |
|  | Icc Write |  | - | 3 | mA | Vcc | 5.5V |
| D9 | Iccs | Standby current |  | $1.5$ <br> 1 <br> 5 | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{TA}= \\ & \mathrm{SCL} \\ & \mathrm{AO}, ~ \\ & \mathrm{TA}= \\ & \mathrm{SCL} \\ & \mathrm{AO}, ~ \\ & \mathrm{TA}= \\ & \mathrm{SCL} \\ & \mathrm{AO}, ~ \end{aligned}$ | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{SDA}=\mathrm{VCC}=5.5 \mathrm{~V} \\ & \mathrm{~A} 2, \mathrm{WP}=\mathrm{Vss} \\ & 0^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{SDA}=\mathrm{VCC}=3.6 \mathrm{~V} \\ & , \mathrm{~A} 2, \mathrm{WP}=\mathrm{Vss} \\ & 0^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \mathrm{SDA}=\mathrm{VcC}=5.5 \mathrm{~V} \\ & , \mathrm{~A} 2, \mathrm{WP}=\mathrm{Vss} \end{aligned}$ |

Note: This parameter is periodically sampled and not $100 \%$ tested.

## TABLE 1-2: AC CHARACTERISTICS

| AC CHA | RACTER | ISTICS | Electrical Characteristics: <br> Industrial (I): $\quad \mathrm{VCC}=+1.7 \mathrm{~V}$ to 5.5 V <br> Automotive (E): $\quad \mathrm{Vcc}=+1.7 \mathrm{~V}$ to 5.5 V |  |  | $\begin{array}{ll} \text { to } 5.5 \mathrm{~V} & \mathrm{TA}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \text { to } 5.5 \mathrm{~V} & \mathrm{TA}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param. No. | Sym. | Characteristic | Min. | Max. | Units | Conditions |
| 1 | FCLK | Clock frequency | - - | $\begin{gathered} \hline \hline 100 \\ 400 \\ 400 \\ 1000 \end{gathered}$ | kHz | $\begin{aligned} & \hline 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} 24 \mathrm{FC} 256 \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FC} 256 \end{aligned}$ |
| 2 | Thigh | Clock high time | $\begin{gathered} 4000 \\ 600 \\ 600 \\ 500 \end{gathered}$ | — | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} 24 \mathrm{FC} 256 \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FC} 256 \end{aligned}$ |
| 3 | TLOW | Clock low time | $\begin{gathered} 4700 \\ 1300 \\ 1300 \\ 500 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{VcC}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} 24 \mathrm{FC} 256 \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FC} 256 \end{aligned}$ |
| 4 | TR | SDA and SCL rise time (Note 1) | - | $\begin{gathered} 1000 \\ 300 \\ 300 \\ \hline \end{gathered}$ | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FC} 256 \end{aligned}$ |
| 5 | TF | SDA and SCL fall time (Note 1) | - | $\begin{aligned} & 300 \\ & 100 \\ & \hline \end{aligned}$ | ns | $\begin{aligned} & \text { All except, 24FC256 } \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FC} 256 \end{aligned}$ |
| 6 | THD:STA | Start condition hold time | $\begin{gathered} 4000 \\ 600 \\ 600 \\ 250 \end{gathered}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} 24 \mathrm{FC} 256 \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FC} 256 \end{aligned}$ |
| 7 | Tsu:STA | Start condition setup time | $\begin{gathered} 4700 \\ 600 \\ 600 \\ 250 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & \hline \end{aligned}$ | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} 24 \mathrm{FC} 256 \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FC} 256 \end{aligned}$ |
| 8 | Thd:DAT | Data input hold time | 0 | - | ns | (Note 2) |
| 9 | Tsu:DAT | Data input setup time | $\begin{aligned} & 250 \\ & 100 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FC} 256 \end{aligned}$ |
| 10 | Tsu:sto | Stop condition setup time | $\begin{gathered} 4000 \\ 600 \\ 600 \\ 250 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} 24 \mathrm{FC} 256 \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FC} 256 \end{aligned}$ |
| 11 | Tsu:wP | WP setup time | $\begin{gathered} 4000 \\ 600 \\ 600 \\ \hline \end{gathered}$ | — | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FC} 256 \end{aligned}$ |
| 12 | THD:WP | WP hold time | $\begin{aligned} & 4700 \\ & 1300 \\ & 1300 \\ & \hline \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FC} 256 \end{aligned}$ |

Note 1: Not $100 \%$ tested. Cb = total capacitance of one bus line in pF .
2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns ) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
3: The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs, which provide improved noise spike suppression. This eliminates the need for a Tı specification for standard operation.
4: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance ${ }^{\text {TM }}$ Model, which can be obtained from Microchip's web site at www.microchip.com.

## 24AA256/24LC256/24FC256

| AC CHARACTERISTICS (Continued) |  |  | Electrical Characteristics:   <br> Industrial (I): VCC $=+1.7 \mathrm{~V}$ to 5.5 V $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> Automotive (E): $\mathrm{VCC}=+1.7 \mathrm{~V}$ to 5.5 V $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Param. No. | Sym. | Characteristic | Min. | Max. | Units | Conditions |
| 13 | TAA | Output valid from clock (Note 2) | - - - | $\begin{gathered} \hline 3500 \\ 900 \\ 900 \\ 400 \end{gathered}$ | ns | $\begin{aligned} & \hline 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} 24 \mathrm{FC} 256 \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FC} 256 \end{aligned}$ |
| 14 | TbuF | Bus free time: Time the bus must be free before a new transmission can start | $\begin{gathered} 4700 \\ 1300 \\ 1300 \\ 500 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & \hline \end{aligned}$ | ns | $\begin{aligned} & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} \\ & 1.7 \mathrm{~V} \leq \mathrm{Vcc}<2.5 \mathrm{~V} 24 \mathrm{FC} 256 \\ & 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V} 24 \mathrm{FC} 256 \end{aligned}$ |
| 15 | ToF | Output fall time from VIH minimum to VIL maximum $\mathrm{CB} \leq 100 \mathrm{pF}$ | $10+0.1 C B$ | $\begin{aligned} & 250 \\ & 250 \end{aligned}$ | ns | All except, 24FC256 (Note 1) |
| 16 | TsP | Input filter spike suppression (SDA and SCL pins) | - | 50 | ns | All except, 24FC256 (Notes 1 and 3) |
| 17 | Twc | Write cycle time (byte or page) | - | 5 | ms | - |
| 18 | - | Endurance | 1,000,000 | - | cycles | Page mode, $25^{\circ} \mathrm{C}, 5.5 \mathrm{~V}$ (Note 4) |

Note 1: Not $100 \%$ tested. CB = total capacitance of one bus line in pF .
2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns ) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
3: The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs, which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.
4: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance ${ }^{\text {TM }}$ Model, which can be obtained from Microchip's web site at www.microchip.com.

FIGURE 1-1: BUS TIMING DATA


### 2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.
TABLE 2-1: PIN FUNCTION TABLE

| Name | PDIP | SOIC | SOIJ | TSSOP | MSOP | DFN | TDFN | CS | Function |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| A0 | 1 | 1 | 1 | 1 | - | 1 | 1 | 3 | User Configurable Chip Select |
| A1 | 2 | 2 | 2 | 2 | - | 2 | 2 | 2 | User Configurable Chip Select |
| (NC) | - | - | - | - | 1,2 | - | - | - | Not Connected |
| A2 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 5 | User Configurable Chip Select |
| Vss | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 8 | Ground |
| SDA | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 6 | Serial Data |
| SCL | 6 | 6 | 6 | 6 | 6 | 6 | 6 | 7 | Serial Clock |
| WP | 7 | 7 | 7 | 7 | 7 | 7 | 7 | 4 | Write-Protect Input |
| VCC | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 1 | +1.7V to 5.5V (24AA256) <br> $+2.5 V$ <br> to 5.5V (24LC256) <br> +1.7V to 5.5V (24FC256) |

Note: Exposed pad on DFN/TDFN can be connected to Vss or left floating.

### 2.1 A0, A1, A2 Chip Address Inputs

The A0, A1 and A2 inputs are used by the 24XX256 for multiple device operations. The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.
For the MSOP package only, pins A0 and A1 are not connected.
Up to eight devices (two for the MSOP package) may be connected to the same bus by using different Chip Select bit combinations. These inputs must be connected to either Vcc or Vss.
In most applications, the chip address inputs A0, A1 and A2 are hard-wired to logic ' 0 ' or logic ' 1 '. For applications in which these pins are controlled by a microcontroller or other programmable device, the chip address pins must be driven to logic ' 0 ' or logic ' 1 ' before normal device operation can proceed.

### 2.2 Serial Data (SDA)

This is a bidirectional pin used to transfer addresses and data into and out of the device. It is an open drain terminal. Therefore, the SDA bus requires a pull-up resistor to Vcc (typical $10 \mathrm{k} \Omega$ for $100 \mathrm{kHz}, 2 \mathrm{k} \Omega$ for 400 kHz and 1 MHz ).
For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the Start and Stop conditions.

### 2.3 Serial Clock (SCL)

This input is used to synchronize the data transfer to and from the device.

### 2.4 Write-Protect (WP)

This pin must be connected to either Vss or Vcc. If tied to Vss, write operations are enabled. If tied to Vcc, write operations are inhibited but read operations are not affected.

### 3.0 FUNCTIONAL DESCRIPTION

The 24XX256 supports a bidirectional 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The bus must be controlled by a master device which generates the Serial Clock (SCL), controls the bus access, and generates the Start and Stop conditions while the 24 XX 256 works as a slave. Both master and slave can operate as a transmitter or receiver, but the master device determines which mode is activated.

## 24AA256/24LC256/24FC256

### 4.0 BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line, while the clock line is high, will be interpreted as a Start or Stop condition.
Accordingly, the following bus conditions have been defined (Figure 4-1).


### 4.1 Bus Not Busy (A)

Both data and clock lines remain high.

### 4.2 Start Data Transfer (B)

A high-to-low transition of the SDA line while the clock (SCL) is high, determines a Start condition. All commands must be preceded by a Start condition.

### 4.3 Stop Data Transfer (C)

A low-to-high transition of the SDA line, while the clock (SCL) is high, determines a Stop condition. All operations must end with a Stop condition.

### 4.4 Data Valid (D)

The state of the data line represents valid data when, after a Start condition, the data line is stable for the duration of the high period of the clock signal.
The data on the line must be changed during the low period of the clock signal. There is one bit of data per clock pulse.
Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of the data bytes transferred between the Start and Stop conditions is determined by the master device.

### 4.5 Acknowledge

Each receiving device, when addressed, is obliged to generate an Acknowledge signal after the reception of each byte. The master device must generate an extra clock pulse which is associated with this Acknowledge bit.

| Note: | The $24 \times \times 256$ does not generate any <br> Acknowledge bits if an internal <br> programming cycle is in progress. |
| :--- | :--- |

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. During reads, a master must signal an end of data to the slave by NOT generating an Acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave (24XX256) will leave the data line high to enable the master to generate the Stop condition.

## 24AA256/24LC256/24FC256

FIGURE 4-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS


FIGURE 4-2: ACKNOWLEDGE TIMING

|  |  |  |
| :---: | :---: | :---: |
| SDA | Data from transmitter | Data from transmitter |
|  | Transmitter must release the SDA line at this point, allowing the Receiver to pull the SDA line low to acknowledge the previous eight bits of data. | Receiver must release the SDA line at this point so the Transmitter can continue sending data. |

## 24AA256/24LC256/24FC256

### 5.0 DEVICE ADDRESSING

A control byte is the first byte received following the Start condition from the master device (Figure 5-1). The control byte consists of a 4-bit control code. For the 24 XX 256 , this is set as ' 1010 ' binary for read and write operations. The next three bits of the control byte are the Chip Select bits (A2, A1, A0). The Chip Select bits allow the use of up to eight 24 XX 256 devices on the same bus and are used to select which device is accessed. The Chip Select bits in the control byte must correspond to the logic levels on the corresponding A2, A1 and A0 pins for the device to respond. These bits are, in effect, the three Most Significant bits of the word address.

For the MSOP package, the A0 and A1 pins are not connected. During device addressing, the A0 and A1 Chip Select bits (Figures 5-1 and 5-2) should be set to ' 0 '. Only two 24XX256 MSOP packages can be connected to the same bus.
The last bit of the control byte defines the operation to be performed. When set to a one, a read operation is selected. When set to a zero, a write operation is selected. The next two bytes received define the address of the first data byte (Figure 5-2). Because only $\mathrm{A} 14 . . \mathrm{A} 0$ are used, the upper address bits are a "don't care." The upper address bits are transferred first, followed by the Less Significant bits.
Following the Start condition, the 24XX256 monitors the SDA bus checking the device type identifier being transmitted. Upon receiving a '1010' code and appropriate device select bits, the slave device outputs an Acknowledge signal on the SDA line. Depending on the state of the R/W bit, the 24XX256 will select a read or write operation.

FIGURE 5-1: CONTROL BYTE FORMAT


### 5.1 Contiguous Addressing Across Multiple Devices

The Chip Select bits A2, A1 and A0 can be used to expand the contiguous address space for up to 2 Mbit by adding up to eight 24 XX 256 devices on the same bus. In this case, software can use A0 of the control byte as address bit A15; A1 as address bit A16; and A2 as address bit A17. It is not possible to sequentially read across device boundaries.
For the MSOP package, up to two 24XX256 devices can be added for up to 512 Kbit of address space. In this case, software can use A2 of the control byte as address bit A17. Bits A0 (A15) and A1 (A16) of the control byte must always be set to a logic ' 0 ' for the MSOP.

FIGURE 5-2: ADDRESS SEQUENCE BIT ASSIGNMENTS


## 24AA256/24LC256/24FC256

### 6.0 WRITE OPERATIONS

### 6.1 Byte Write

Following the Start condition from the master, the control code (four bits), the Chip Select (three bits) and the $R / \bar{W}$ bit (which is a logic low) are clocked onto the bus by the master transmitter. This indicates to the addressed slave receiver that the address high byte will follow after it has generated an Acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the master is the high-order byte of the word address and will be written into the Address Pointer of the 24XX256. The next byte is the Least Significant Address Byte. After receiving another Acknowledge signal from the 24 XX 256 , the master device will transmit the data word to be written into the addressed memory location. The 24XX256 acknowledges again and the master generates a Stop condition. This initiates the internal write cycle and during this time, the 24 XX 256 will not generate Acknowledge signals (Figure 6-1). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command but no write cycle will occur, no data will be written, and the device will immediately accept a new command. After a byte Write command, the internal address counter will point to the address location following the one that was just written.

Note: When doing a write of less than 64 bytes the data in the rest of the page is refreshed along with the data bytes being written. This will force the entire page to endure a write cycle, for this reason endurance is specified per page.

### 6.2 Page Write

The write control byte, word address and the first data byte are transmitted to the 24XX256 in much the same way as in a byte write. The exception is that instead of generating a Stop condition, the master transmits up to 63 additional bytes, which are temporarily stored in the on-chip page buffer, and will be written into memory once the master has transmitted a Stop condition. Upon receipt of each word, the six lower Address Pointer bits are internally incremented by one. If the master should transmit more than 64 bytes prior to generating the Stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the Stop condition is received, an internal write cycle will begin (Figure 6-2). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command, but no write cycle will occur, no data will be written and the device will immediately accept a new command.

### 6.3 Write Protection

The WP pin allows the user to write-protect the entire array (0000-7FFF) when the pin is tied to Vcc. If tied to Vss the write protection is disabled. The WP pin is sampled at the Stop bit for every Write command (Figure 1-1). Toggling the WP pin after the Stop bit will have no effect on the execution of the write cycle.

Note: Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and end at addresses that are integer multiples of [page size -1 ]. If a Page Write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page, as might be expected. It is, therefore, necessary for the application software to prevent page write operations that would attempt to cross a page boundary.

## 24AA256/24LC256/24FC256

FIGURE 6-1: BYTE WRITE


FIGURE 6-2:
PAGE WRITE


## 24AA256/24LC256/24FC256

### 7.0 ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (This feature can be used to maximize bus throughput). Once the Stop condition for a Write command has been issued from the master, the device initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the master sending a Start condition, followed by the control byte for a Write command ( $\mathrm{R} / \overline{\mathrm{W}}=0$ ). If the device is still busy with the write cycle, then no ACK will be returned. If no ACK is returned, the Start bit and control byte must be resent. If the cycle is complete, then the device will return the ACK and the master can then proceed with the next Read or Write command. See Figure 7-1 for flow diagram.

FIGURE 7-1: ACKNOWLEDGE POLLING FLOW


## 24AA256/24LC256/24FC256

### 8.0 READ OPERATION

Read operations are initiated in much the same way as write operations, with the exception that the R/W bit of the control byte is set to ' 1 '. There are three basic types of read operations: current address read, random read and sequential read.

### 8.1 Current Address Read

The 24XX256 contains an address counter that maintains the address of the last word accessed, internally incremented by ' 1 '. Therefore, if the previous read access was to address ' $n$ ' ( $n$ is any legal address), the next current address read operation would access data from address $\mathrm{n}+1$.
Upon receipt of the control byte with $R / \bar{W}$ bit set to ' 1 ', the 24XX256 issues an acknowledge and transmits the 8 -bit data word. The master will not acknowledge the transfer, but does generate a Stop condition and the 24XX256 discontinues transmission (Figure 8-1).

FIGURE 8-1: CURRENT ADDRESS READ

| Bus Activity Master | S T A R T | Control Byte |  |  |  |  | Data Byte |  |  | S <br> T <br> O <br> P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SDA Line | S |  | 1 | $\begin{array}{\|l\|} \hline \mathrm{A} \\ 2 \\ \hline \end{array}$ |  | 1 |  | $\perp$ |  |  |
| Bus Activity |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | A |  |

### 8.2 Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, the word address must first be set. This is done by sending the word address to the 24XX256 as part of a write operation ( $\mathrm{R} / \overline{\mathrm{W}}$ bit set to ' 0 '). Once the word address is sent, the master generates a Start condition following the acknowledge. This terminates the write operation, but not before the internal Address Pointer is set. The master then issues the control byte again, but with the $R / \bar{W}$ bit set to a one. The 24XX256 will then issue an acknowledge and transmit the 8-bit data word. The master will not acknowledge the transfer, though it does generate a Stop condition, which causes the 24XX256 to discontinue transmission (Figure 8-2). After a random Read command, the internal address counter will point to the address location following the one that was just read.

### 8.3 Sequential Read

Sequential reads are initiated in the same way as a random read except that after the 24XX256 transmits the first data byte, the master issues an acknowledge as opposed to the Stop condition used in a random read. This acknowledge directs the 24XX256 to transmit the next sequentially addressed 8 -bit word (Figure 8-3). Following the final byte transmitted to the master, the master will NOT generate an acknowledge, but will generate a Stop condition. To provide sequential reads, the 24 XX 256 contains an internal Address Pointer which is incremented by one at the completion of each operation. This Address Pointer allows the entire memory contents to be serially read during one operation. The internal Address Pointer will automatically roll over from address 7FFF to address 0000 if the master acknowledges the byte received from the array address 7FFF.

FIGURE 8-2: RANDOM READ


## 24AA256/24LC256/24FC256

FIGURE 8-3: SEQUENTIAL READ


## 24AA256/24LC256/24FC256

### 9.0 PACKAGING INFORMATION

### 9.1 Package Marking Information



8-Lead SOIC ( 3.90 mm )


Example:


| Legend: | $\begin{aligned} & \text { XX } \ldots X \\ & \text { T } \\ & Y \\ & Y Y \\ & W W \\ & \text { NNN } \\ & \text { e3 } \end{aligned}$ | Part number or part number code <br> Temperature (I, E) <br> Year code (last digit of calendar year) <br> Year code (last 2 digits of calendar year) <br> Week code (week of January 1 is week '01') <br> Alphanumeric traceability code ( 2 characters for small packages) JEDEC ${ }^{\circledR}$ designator for Matte Tin (Sn) |
| :---: | :---: | :---: |
| Note: | For very e3, the | mall packages with no room for the JEDEC designator marking will only appear on the outer carton or reel label. |
| Note: | In the eve be carried characters | the full Microchip part number cannot be marked on one line, it will over to the next line, thus limiting the number of available for customer-specific information. |

*Standard device marking consists of Microchip part number, year code, week code, and traceability code. For device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office.

## 24AA256/24LC256/24FC256

## Package Marking Information (Continued)

8-Lead TSSOP


8-Lead MSOP


8-Lead DFN-S


Example:


Example:


Example:


Example:



Example:


| Part No. | First Line Marking Codes |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PDIP | SOIC | SOIJ | TSSOP | MSOP | DFN | TDFN |  | CSP |
|  |  |  |  |  |  |  | I Temp. | E Temp. |  |
| 24AA256 | 24AA256 | 24AA256T | 24AA256 | 4AD | 4A256T | 24AA256 | - | - | 249 |
| 24LC256 | 24LC256 | 24LC256T | 24LC256 | 4LD | 4L256T | 24LC256 | EF4 | - | - |
| 24FC256 | 24FC256 | 24FC256T | 24FC256 | 4FD | 4F256T | 24FC256 | - | - | - |

## 24AA256/24LC256/24FC256

## 8-Lead Plastic Dual In-Line (P) - $\mathbf{3 0 0}$ mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


|  | Units | INCHES |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN |  | NOM |
| Number of Pins | N | 8 |  |  |
| Pitch | e | .100 BSC |  |  |
| Top to Seating Plane | A | - | - | .210 |
| Molded Package Thickness | A 2 | .115 | .130 | .195 |
| Base to Seating Plane | A 1 | .015 | - | - |
| Shoulder to Shoulder Width | E | .290 | .310 | .325 |
| Molded Package Width | E 1 | .240 | .250 | .280 |
| Overall Length | D | .348 | .365 | .400 |
| Tip to Seating Plane | L | .115 | .130 | .150 |
| Lead Thickness | c | .008 | .010 | .015 |
| Upper Lead Width | b 1 | .040 | .060 | .070 |
| Lower Lead Width | b | .014 | .018 | .022 |
| Overall Row Spacing $\S$ | eB | - | - | .430 |

Notes:

1. Pin 1 visual index feature may vary, but must be located with the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

## 24AA256/24LC256/24FC256

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


Microchip Technology Drawing No. C04-057C Sheet 1 of 2

## 24AA256/24LC256/24FC256

## 

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


| Units |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N | 8 |  |  |
| Pitch | e | 1.27 BSC |  |  |
| Overall Height | A | - | - | 1.75 |
| Molded Package Thickness | A2 | 1.25 | - | - |
| Standoff § | A1 | 0.10 | - | 0.25 |
| Overall Width | E | 6.00 BSC |  |  |
| Molded Package Width | E1 | 3.90 BSC |  |  |
| Overall Length | D | 4.90 BSC |  |  |
| Chamfer (Optional) | h | 0.25 | - | 0.50 |
| Foot Length | L | 0.40 | - | 1.27 |
| Footprint | L1 | 1.04 REF |  |  |
| Foot Angle | $\varphi$ | $0^{\circ}$ | - | $8^{\circ}$ |
| Lead Thickness | c | 0.17 | - | 0.25 |
| Lead Width | b | 0.31 | - | 0.51 |
| Mold Draft Angle Top | $\alpha$ | $5^{\circ}$ | - | $15^{\circ}$ |
| Mold Draft Angle Bottom | $\beta$ | $5^{\circ}$ | - | $15^{\circ}$ |

## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

## 24AA256/24LC256/24FC256

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


## RECOMMENDED LAND PATTERN

|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Contact Pitch | E | 1.27 BSC |  |  |
| Contact Pad Spacing | C |  | 5.40 |  |
| Contact Pad Width (X8) | X1 |  |  | 0.60 |
| Contact Pad Length (X8) | Y1 |  |  | 1.55 |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2057A

## 24AA256/24LC256/24FC256

## 8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


Microchip Technology Drawing C04-056C Sheet 1 of 2

## 24AA256/24LC256/24FC256

## 8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


| Units |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N | 8 |  |  |
| Pitch | e | 1.27 BSC |  |  |
| Overall Height | A | 1.77 | - | 2.03 |
| Standoff § | A1 | 0.05 |  | 0.25 |
| Molded Package Thickness | A2 | 1.75 | - | 1.98 |
| Overall Width | E | 7.94 BSC |  |  |
| Molded Package Width | E1 | 5.25 BSC |  |  |
| Overall Length | D | 5.26 BSC |  |  |
| Foot Length | L | 0.51 | - | 0.76 |
| Lead Thickness | c | 0.15 | - | 0.25 |
| Lead Width | b | 0.36 | - | 0.51 |
| Mold Draft Angle | O1 | - | - | $15^{\circ}$ |
| Lead Angle | O2 | $0^{\circ}$ | - | $8^{\circ}$ |
| Foot Angle | O3 | $0^{\circ}$ | - | $8^{\circ}$ |

Notes:

1. SOIJ, JEITA/EIAJ Standard, Formerly called SOIC
2. § Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

## 24AA256/24LC256/24FC256

## 8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN |  | NOM |
|  | MAX |  |  |  |
| Contact Pitch | 1.27 BSC |  |  |  |
| Overall Width | Z 1 |  |  | 9.00 |
| Contact Pad Spacing | C 1 |  | 7.30 |  |
| Contact Pad Width (X8) | X 1 |  |  | 0.65 |
| Contact Pad Length (X8) | Y 1 |  |  | 1.70 |
| Distance Between Pads | G 1 | 5.60 |  |  |
| Distance Between Pads | G | 0.62 |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2056C

## 24AA256/24LC256/24FC256

## 8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N | 8 |  |  |
| Pitch | e | 0.65 BSC |  |  |
| Overall Height | A | - | - | 1.20 |
| Molded Package Thickness | A2 | 0.80 | 1.00 | 1.05 |
| Standoff | A1 | 0.05 | - | 0.15 |
| Overall Width | E | 6.40 BSC |  |  |
| Molded Package Width | E 1 | 4.30 | 4.40 | 4.50 |
| Molded Package Length | D | 2.90 | 3.00 | 3.10 |
| Foot Length | L | 0.45 | 0.60 | 0.75 |
| Footprint | L 1 |  | 1.00 REF |  |
| Foot Angle | $\phi$ | $0^{\circ}$ | - | $8^{\circ}$ |
| Lead Thickness | c | 0.09 | - | 0.20 |
| Lead Width | b | 0.19 | - | 0.30 |

## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions $D$ and $E 1$ do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

## 24AA256/24LC256/24FC256

## 8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


## RECOMMENDED LAND PATTERN

|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  |  | MIN |  |
| 0.65 BSC |  |  |  |  |
| Contact Pitch | E | 5.90 |  |  |
| Contact Pad Spacing | C 1 |  |  |  |
| Contact Pad Width (X8) | X1 |  |  | 0.45 |
| Contact Pad Length (X8) | Y1 |  |  | 1.45 |
| Distance Between Pads | G | 0.20 |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2086A

## 24AA256/24LC256/24FC256

## 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


