

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







8K I²C[™] Serial EEPROM with Half-Array Write-Protect

Device Selection Table

Part Number	Vcc Range	Max. Clock Frequency	Temp. Ranges
24AA08H	1.7-5.5	400 kHz ⁽¹⁾	I
24LC08BH	2.5-5.5	400 kHz	I, E

Note 1: 100 kHz for Vcc <2.5V


Features:

- Single Supply with Operation Down to 1.7V for 24AA08H Devices, 2.5V for 24LC08BH Devices
- · Low-Power CMOS Technology:
 - Read current 1 mA, max.
 - Standby current 1 μA, max.
- 2-Wire Serial Interface, I²C™ Compatible
- · Schmitt Trigger Inputs for Noise Suppression
- · Output Slope Control to eliminate Ground Bounce
- · 100 kHz and 400 kHz Clock Compatibility
- · Page Write Time 3 ms, typical
- Self-Timed Erase/Write Cycle
- 16-Byte Page Write Buffer
- Hardware Write-Protect for Half-Array (200h-3FFh)
- ESD Protection >4,000V
- · More than 1 Million Erase/Write Cycles
- · Data Retention >200 years
- · Factory Programming available
- Packages include 8-lead PDIP, SOIC, TSSOP, TDFN, MSOP and 5-lead SOT-23
- · RoHS Compliant
- Temperature Ranges:
 - Industrial (I): -40°C to +85°C
 - Automotive (E): -40°C to +125°C


Description:

The Microchip Technology Inc. 24AA08H/24LC08BH (24XX08H*) is an 8 Kbit Electrically Erasable PROM. The device is organized as four blocks of 256 x 8-bit memory with a 2-wire serial interface. Low-voltage design permits operation down to 1.7V, with standby and active currents of only 1 μA and 1 mA, respectively. The 24XX08H also has a page write capability for up to 16 bytes of data. The 24XX08H is available in the standard 8-pin PDIP, surface mount SOIC, TSSOP, 2x3 TDFN and MSOP packages, and is also available in the 5-lead SOT-23 package. All packages are RoHS compliant.

Block Diagram



Package Types



^{*24}XX08H is used in this document as a generic part number for the 24AA08H/24LC08BH devices.

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (†)

Vcc	6.5V
All inputs and outputs w.r.t. Vss	0.3V to Vcc +1.0V
Storage temperature	65°C to +150°C
Ambient temperature with power applied	40°C to +125°C
ESD protection on all pins	≥ 4 kV

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: DC CHARACTERISTICS

DC CHARACTERISTICS		VCC = +1.7V to $+5.5VIndustrial (I): TA = -40°C to +85°CAutomotive (E): TA = -40°C to +125°C$					
Param. No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
_	_	WP, SCL and SDA pins	_	_			_
D1	VIH	High-level input voltage	0.7 Vcc	_	_	V	_
D2	VIL	Low-level input voltage	_	_	0.3 Vcc	V	_
D3	VHYS	Hysteresis of Schmitt Trigger inputs	0.05 Vcc	_	_	V	(Note)
D4	Vol	Low-level output voltage	_	_	0.40	V	IOL = 3.0 mA, VCC = 2.5V
D5	ILI	Input leakage current	_	_	±1	μА	Vin = Vss or Vcc
D6	ILO	Output leakage current	_	_	±1	μΑ	Vout = Vss or Vcc
D7	CIN, COUT	Pin capacitance (all inputs/outputs)		_	10	pF	VCC = 5.0V (Note) TA = 25°C, FCLK = 1 MHz
D8	Icc write	Operating current	_	0.1	3	mA	Vcc = 5.5V, SCL = 400 kHz
D9	Icc read		_	0.05	1	mA	_
D10	Iccs	Standby current	_	0.01	1 5	μ Α μ Α	Industrial Automotive
					•	pur t	SDA = SCL = Vcc WP = Vss

Note: This parameter is periodically sampled and not 100% tested.


TABLE 1-2: AC CHARACTERISTICS

AC CHARACTERISTICS						C to +85°C, Vcc = +1.7V to +5.5V C to +125°C, Vcc = +2.5V to +5.5V
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
1	FCLK	Clock Frequency	_	400 100	kHz	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V (24AA08H)
2	THIGH	Clock High Time	600 4000	_ _	ns	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V (24AA08H)
3	TLOW	Clock Low Time	1300 4700	_	ns	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V (24AA08H)
4	TR	SDA and SCL Rise Time (Note 1)	_	300 1000	ns	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V (24AA08H)
5	TF	SDA and SCL Fall Time	_	300	ns	(Note 1)
6	THD:STA	Start Condition Hold Time	600 4000	_	ns	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V (24AA08H)
7	Tsu:sta	Start Condition Setup Time	600 4700	_	ns	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V (24AA08H)
8	THD:DAT	Data Input Hold Time	0	_	ns	(Note 2)
9	TSU:DAT	Data Input Setup Time	100 250	_	ns	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V (24AA08H)
10	Tsu:sto	Stop Condition Setup Time	600 4000	_	ns	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V (24AA08H)
11	Tsu:wp	WP Setup Time	600 4000	_	ns	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V (24AA08H)
12	THD:WP	WP Hold Time	1300 4700	_	ns	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V (24AA08H)
13	ТАА	Output Valid from Clock (Note 2)	_	900 3500	ns	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V (24AA08H)
14	TBUF	Bus free time: Time the bus must be free before a new transmission can start	1300 4700	_ _	ns	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V (24AA08H)
15	Tof	Output Fall Time from VIH Minimum to VIL Maximum		250 250	ns	2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V (24AA08H)
16	TSP	Input Filter Spike Suppression (SDA and SCL pins)	_	50	ns	(Notes 1 and 3)
17	Twc	Write Cycle Time (byte or page)	_	5	ms	_
18	_	Endurance	1M	_	cycles	25°C, (Note 4)

Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

- 2: As a transmitter the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
- **3:** The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs which provide improved noise spike suppression. This eliminates the need for a Ti specification for standard operation.
- **4:** This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model which can be obtained on Microchip's web site at www.microchip.com.

FIGURE 1-1: BUS TIMING DATA



2.0 FUNCTIONAL DESCRIPTION

The 24XX08H supports a bidirectional, 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as a transmitter, while a device receiving data is defined as a receiver. The bus has to be controlled by a master device which generates the Serial Clock (SCL), controls the bus access and generates the Start and Stop conditions, while the 24XX08H works as slave. Both master and slave can operate as transmitter or receiver, but the master device determines which mode is activated.

3.0 BUS CHARACTERISTICS

The following **bus protocol** has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as a Start or Stop condition.

Accordingly, the following bus conditions have been defined (Figure 3-1).

3.1 Bus Not Busy (A)

Both data and clock lines remain high.

3.2 Start Data Transfer (B)

A high-to-low transition of the SDA line while the clock (SCL) is high determines a Start condition. All commands must be preceded by a Start condition.

3.3 Stop Data Transfer (C)

A low-to-high transition of the SDA line while the clock (SCL) is high determines a Stop condition. All operations must be ended with a Stop condition.

3.4 Data Valid (D)

The state of the data line represents valid data when, after a Start condition, the data line is stable for the duration of the high period of the clock signal.

The data on the line must be changed during the low period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of the data bytes transferred between the Start and Stop conditions is determined by the master device and is theoretically unlimited, although only the last sixteen will be stored when doing a write operation. When an overwrite does occur it will replace data in a first-in first-out (FIFO) fashion.


3.5 Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this Acknowledge bit.

Note: The 24XX08H does not generate any Acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. During reads, a master must signal an end of data to the slave by not generating an Acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave (24XX08H) will leave the data line high to enable the master to generate the Stop condition.






3.6 Device Addressing

A control byte is the first byte received following the Start condition from the master device (Figure 3-2). The control byte consists of a four-bit control code. For the 24XX08H, this is set as '1010' binary for read and write operations. The next three bits of the control byte are the block-select bits (B2, B1, B0). B2 is a "don't care" for the 24XX08H. They are used by the master device to select which of the four 256 word-blocks of memory are to be accessed. These bits are in effect the three Most Significant bits of the word address.

The last bit of the control byte defines the operation to be performed. When set to '1' a read operation is selected. When set to '0' a write operation is selected. Following the Start condition, the 24XX08H monitors the SDA bus, checking the device type identifier being transmitted and, upon receiving a '1010' code, the slave device outputs an Acknowledge signal on the SDA line. Depending on the state of the R/\overline{W} bit, the 24XX08H will select a read or write operation.

Operation	Control Code	Block Select	R/W
Read	1010	Block Address	1
Write	1010	Block Address	0

FIGURE 3-2: CONTROL BYTE ALLOCATION



4.0 WRITE OPERATION

4.1 Byte Write

Following the Start condition from the master, the device code (4 bits), the block address (3 bits) and the R/W bit, which is a logic-low, is placed onto the bus by the master transmitter. This indicates to the addressed slave receiver that a byte with a word address will follow once it has generated an Acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the master is the word address and will be written into the Address Pointer of the 24XX08H. After receiving another Acknowledge signal from the 24XX08H, the master device will transmit the data word to be written into the addressed memory location. The 24XX08H acknowledges again and the master generates a Stop condition. This initiates the internal write cycle and, during this time, the 24XX08H will not generate Acknowledge signals (Figure 4-1).

4.2 Page Write

The write control byte, word address and the first data byte are transmitted to the 24XX08H in the same way as in a byte write. However, instead of generating a Stop condition, the master transmits up to 16 data bytes to the 24XX08H, which are temporarily stored in the onchip page buffer and will be written into memory once the master has transmitted a Stop condition. Upon receipt of each word, the four lower-order Address Pointer bits are internally incremented by '1'. The higher-order 7 bits of the word address remain constant. If the master should transmit more than 16 words prior to generating the Stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the Stop condition is received an internal write cycle will begin (Figure 4-2).

Note: Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page-size') and end at addresses that are integer multiples of [page size - 1]. If a Page Write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page, as might be expected. It is therefore necessary for the application software to prevent page write operations that would attempt to cross a page boundary.

FIGURE 4-1: BYTE WRITE






FIGURE 4-2: PAGE WRITE



5.0 ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the Stop condition for a Write command has been issued from the master, the device initiates the internally-timed write cycle and ACK polling can then be initiated immediately. This involves the master sending a Start condition followed by the control byte for a Write command ($R/\overline{W}=0$). If the device is still busy with the write cycle, no ACK will be returned. If the cycle is complete, the device will return the ACK and the master can then proceed with the next Read or Write command. See Figure 5-1 for a flow diagram of this operation.

FIGURE 5-1: ACKNOWLEDGE POLLING FLOW



6.0 WRITE PROTECTION

The WP pin allows the user to write-protect half of the array (200h-3FFh) when the pin is tied to Vcc. If the pin is tied to Vss the write protection is disabled.

7.0 READ OPERATION

Read operations are initiated in the same \underline{way} as write operations, with the exception that the R/ \overline{W} bit of the slave address is set to '1'. There are three basic types of read operations: current address read, random read and sequential read.

7.1 Current Address Read

The 24XX08H contains an address counter that maintains the address of the last word accessed, internally incremented by '1'. Therefore, if the previous access (either a read or write operation) was to address n, the next current address read operation would access data from address n+1. Upon receipt of the slave address with R/\overline{W} bit set to '1', the 24XX08H issues an acknowledge and transmits the 8-bit data word. The master will not acknowledge the transfer, but does generate a Stop condition and the 24XX08H discontinues transmission (Figure 7-1).

7.2 Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, the word address must first be set. This is accomplished by sending the word address to the 24XX08H as part of a write operation. Once the word address is sent, the master generates a Start condition following the acknowledge. This terminates the write operation, but not before the internal Address Pointer is set. The master then issues the control byte again, but with the R/W bit set to a '1'. The 24XX08H will then issue an acknowledge and transmit the 8-bit data word. The master will not acknowledge the transfer, but does generate a Stop condition and the 24XX08H will discontinue transmission (Figure 7-2).

7.3 Sequential Read

Sequential reads are initiated in the same way as a random read, except that once the 24XX08H transmits the first data byte, the master issues an acknowledge as opposed to a Stop condition in a random read. This directs the 24XX08H to transmit the next sequentially-addressed 8-bit word (Figure 7-3).

To provide sequential reads, the 24XX08H contains an internal Address Pointer that is incremented by one upon completion of each operation. This Address Pointer allows the entire memory contents to be serially read during one operation.

7.4 Noise Protection

The 24XX08H employs a Vcc threshold detector circuit which disables the internal erase/write logic if the Vcc is below 1.5V at nominal conditions.

The SCL and SDA inputs have Schmitt Trigger and filter circuits which suppress noise spikes to assure proper device operation, even on a noisy bus.







FIGURE 7-2: **RANDOM READ Bus Activity** Control Word Control S T O P Master Byte Address (n) Byte Data (n) SDA Line A C K A C K N o Block Block Select Select **Bus Activity** A C K Bits Bits x = "don't care"



8.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 8-1.

TABLE 8-1: PIN FUNCTION TABLE

Name	PDIP	SOIC	TSSOP	TDFN	MSOP	SOT-23	Description
A0	1	1	1	1	1	_	Not Connected
A1	2	2	2	2	2	_	Not Connected
A2	3	3	3	3	3	_	Not Connected
Vss	4	4	4	4	4	2	Ground
SDA	5	5	5	5	5	3	Serial Address/Data I/O
SCL	6	6	6	6	6	1	Serial Clock
WP	7	7	7	7	7	5	Write-Protect Input
Vcc	8	8	8	8	8	4	+1.7V to 5.5V Power Supply

8.1 Serial Address/Data Input/Output (SDA)

SDA is a bidirectional pin used to transfer addresses and data into and out of the device. Since it is an opendrain terminal, the SDA bus requires a pull-up resistor to Vcc (typical 10 k Ω for 100 kHz, 2 k Ω for 400 kHz).

For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating Start and Stop conditions.

8.2 Serial Clock (SCL)

The SCL input is used to synchronize the data transfer to and from the device.

8.3 Write-Protect (WP)

The WP pin must be connected to either Vss or Vcc.

If tied to Vss, normal memory operation is enabled (read/write the entire memory 000-03FF).


If tied to VCC, write operations are inhibited, half of the memory will be write-protected (200h-3FFh). Read operations are not affected.

8.4 A0, A1, A2

The A0, A1 and A2 pins are not used by the 24XX08H. They may be left floating or tied to either Vss or Vcc.

9.0 PACKAGING INFORMATION

9.1 Package Marking Information



	1st Line Marking									
Part No.	PDIP			SOT-23		TSSOP MSOP	SOT-23		TDI	FN
	PDIP	3010	13307	I-Temp	E-Temp		I-Temp	E-Temp		
24AA08H	24AA08H	24AA08HT	4A8H	4A8HT	4MNN	_	AS1	_		
24LC08BH	24LC08BH	24L08BHT	4L8H	4L8BHT	4QNN	4RNN	AS4	AS5		

Note: T = Temperature grade (I,E)

NN = Alphanumeric traceability code

Legend: XX...X Part number or part number code

T Temperature (I, E)

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code (2 characters for small packages)

(e3) JEDEC[®] designator for Matte Tin (Sn)

Note: For very small packages with no room for the JEDEC designator

(e3), the marking will only appear on the outer carton or reel label.

Note: In the event the full Microchip part number cannot be marked on one line, it will


be carried over to the next line, thus limiting the number of available

characters for customer-specific information.

^{*}Standard OTP marking consists of Microchip part number, year code, week code, and traceability code.

8-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	_	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	_
Shoulder to Shoulder Width	Е	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:


- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057C Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	ı	ı	1.75
Molded Package Thickness	A2	1.25	ı	=
Standoff §	A1	0.10	ı	0.25
Overall Width	Е		6.00 BSC	
Molded Package Width	E1		3.90 BSC	
Overall Length	D		4.90 BSC	
Chamfer (Optional)	h	0.25	ı	0.50
Foot Length	L	0.40	ı	1.27
Footprint	L1		1.04 REF	
Foot Angle	φ	0°	-	8°
Lead Thickness	C	0.17	-	0.25
Lead Width	b	0.31	ı	0.51
Mold Draft Angle Top	α	5°	ı	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

ote: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

8-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS		
Dimensio	n Limits	MIN	NOM	MAX		
Number of Pins	N		8			
Pitch	е		0.65 BSC			
Overall Height	Α	ı	_	1.20		
Molded Package Thickness	A2	0.80	1.00	1.05		
Standoff	A1	0.05	-	0.15		
Overall Width	Е		6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50		
Molded Package Length	D	2.90	3.00	3.10		
Foot Length	L	0.45	0.60	0.75		
Footprint	L1	1.00 REF				
Foot Angle	ф	0°	_	8°		
Lead Thickness	С	0.09	_	0.20		
Lead Width	b	0.19	-	0.30		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086B

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111C Sheet 1 of 2

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		0.65 BSC	
Overall Height	Α	-	-	1.10
Molded Package Thickness	A2	0.75	0.85	0.95
Standoff	A1	0.00	-	0.15
Overall Width	Е		4.90 BSC	
Molded Package Width	E1		3.00 BSC	
Overall Length	D		3.00 BSC	
Foot Length	L	0.40	0.60	0.80
Footprint	L1	0.95 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.08	-	0.23
Lead Width	b	0.22	-	0.40


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111C Sheet 2 of 2

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	N	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	Е		0.65 BSC		
Contact Pad Spacing	С		4.40		
Overall Width	Z			5.85	
Contact Pad Width (X8)	X1			0.45	
Contact Pad Length (X8)	Y1			1.45	
Distance Between Pads	G1	2.95			
Distance Between Pads	GX	0.20			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2111A

5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimens	ion Limits	MIN	NOM	MAX	
Number of Pins	N	5			
Lead Pitch	е	0.95 BSC			
Outside Lead Pitch	e1	1.90 BSC			
Overall Height	Α	0.90	_	1.45	
Molded Package Thickness	A2	0.89	_	1.30	
Standoff	A1	0.00	_	0.15	
Overall Width	Е	2.20	-	3.20	
Molded Package Width	E1	1.30	_	1.80	
Overall Length	D	2.70	_	3.10	
Foot Length	L	0.10	-	0.60	
Footprint	L1	0.35	_	0.80	
Foot Angle	ф	0°	_	30°	
Lead Thickness	С	0.08	_	0.26	
Lead Width	b	0.20	_	0.51	

Notes:


- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-091B

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.75mm Body [TDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




BOTTOM VIEW

Microchip Technology Drawing No. C04-129C Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.75mm Body [TDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	8		
Pitch	е	0.50 BSC		
Overall Height	Α	0.70	0.75	0.80
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Length	D	2.00 BSC		
Overall Width	Е	3.00 BSC		
Exposed Pad Length	D2	1.20	-	1.60
Exposed Pad Width	E2	1.20	-	1.60
Contact Width	b	0.20	0.25	0.30
Contact Length	Ĺ	0.25	0.30	0.45
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-129C Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MN) - 2x3x0.75 mm Body [TDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units MILLIMETERS MIN **Dimension Limits** MAX NOM 0.50 BSC Contact Pitch Ε Optional Center Pad Width W2 1.46 Optional Center Pad Length T2 1.36 Contact Pad Spacing C1 3.00 Contact Pad Width (X8) X1 0.30 Contact Pad Length (X8) <u>Y1</u> 0.75 Distance Between Pads G 0.20

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2129A