

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







24AA64/24LC64/24FC64

64K I²CTM Serial EEPROM

Device Selection Table

Part Number			Temp. Ranges
24AA64	1.7-5.5	400 kHz ⁽¹⁾	I, E
24LC64	2.5-5.5	400 kHz	I, E
24FC64	1.7-5.5	1 MHz ⁽²⁾	I

Note 1: 100 kHz for Vcc <2.5V. 2: 400 kHz for Vcc <2.5V.

Features:


- Single-Supply with Operation down to 1.7V for 24AA64/24FC64 Devices, 2.5V for 24LC64 Devices
- Low-Power CMOS Technology:
 - Active current 3 mA. max.
 - Standby current 1 μA, max.
- 2-Wire Serial Interface, I²C[™] Compatible
- Packages with 3 Address Pins are Cascadable up to 8 Devices
- Schmitt Trigger Inputs for Noise Suppression
- Output Slope Control to Eliminate Ground Bounce
- 100 kHz and 400 kHz Clock Compatibility
- · 1 MHz Clock for FC versions
- Page Write Time 5 ms, max.
- Self-timed Erase/Write Cycle
- · 32-Byte Page Write Buffer
- · Hardware Write-Protect
- ESD Protection > 4,000V
- · More than 1 Million Erase/Write Cycles
- · Data Retention > 200 Years
- · Factory Programming Available
- Packages include 8-lead PDIP, SOIC, SOIJ, TSSOP, X-Rotated TSSOP, MSOP, DFN, TDFN, 5-lead SOT-23 or Chip Scale

- · Pb-Free and RoHS Compliant
- · Temperature Ranges:
 - Industrial (I): -40°C to +85°C
 - Automotive (E): -40°C to +125°C


Description:

The Microchip Technology Inc. 24AA64/24LC64/ 24FC64 (24XX64*) is a 64 Kbit Electrically Erasable PROM. The device is organized as a single block of 8K x 8-bit memory with a 2-wire serial interface. Lowvoltage design permits operation down to 1.7V, with standby and active currents of only 1 µA and 3 mA, respectively. It has been developed for advanced, lowpower applications such as personal communications or data acquisition. The 24XX64 also has a page write capability for up to 32 bytes of data. Functional address lines allow up to eight devices on the same bus, for up to 512 Kbits address space. The 24XX64 is available in the standard 8-pin PDIP, surface mount SOIC, SOIJ, TSSOP, DFN, TDFN and MSOP packages. The 24XX64 is also available in the 5-lead SOT-23, and Chip Scale packages.

Block Diagram



Package Types



²⁴XX64 is used in this document as a generic part number for the 24AA64/24LC64/24FC64 devices.

24AA64/24LC64/24FC64

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (†)

Vcc	6.5V
All inputs and outputs w.r.t. Vss	0.3V to Vcc +1.0V
Storage temperature	65°C to +150°C
Ambient temperature with power applied	40°C to +125°C
ESD protection on all pins	≥ 4 kV

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: DC CHARACTERISTICS

		Industrial (I): TA = -40° C to $+85^{\circ}$ C, Vcc = $+1.7$ V to $+5.5$ V Automotive (E): TA = -40° C to $+125^{\circ}$ C, Vcc = $+1.7$ V to $+5.5$ V					
Param. No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions
	_	A0, A1, A2, WP, SCL and SDA pins	_	_	_	_	_
D1	VIH	High-level input voltage	0.7 Vcc	_	_	V	_
D2	VIL	Low-level input voltage	_	_	0.3 Vcc 0.2 Vcc	V V	Vcc ≥ 2.5V Vcc < 2.5V
D3	VHYS	Hysteresis of Schmitt Trigger inputs (SDA, SCL pins)	0.05 Vcc	_	_	V	VCC ≥ 2.5V (Note 1)
D4	VOL	Low-level output voltage	_	_	0.40	V	IOL = 3.0 mA @ VCC = 4.5V IOL = 2.1 mA @ VCC = 2.5V
D5	ILI	Input leakage current	_	_	±1	μΑ	VIN = VSS or VCC, WP = VSS VIN = VSS or VCC, WP = VCC
D6	ILO	Output leakage current	_	_	±1	μΑ	Vout = Vss or Vcc
D7	Cin, Cout	Pin capacitance (all inputs/outputs)	_	_	10	pF	VCC = 5.0V (Note 1) TA = 25°C, FCLK = 1 MHz
D8	Icc write	Operating current	_	0.1	3	mA	Vcc = 5.5V, SCL = 400 kHz
D9	Icc read		_	0.05	400	μΑ	
D10	Iccs	Standby current	_	0.01 —	1 5	μA μA	Industrial Automotive SDA = SCL = Vcc A0, A1, A2, WP = Vss

Note 1: This parameter is periodically sampled and not 100% tested.

^{2:} Typical measurements taken at room temperature.

TABLE 1-2: AC CHARACTERISTICS

AC CHARACTERISTICS			Electrical Characteristics: Industrial (I): VCC = +1.7V to 5.5V TA = -40°C to +85°C Automotive (E): VCC = +1.7V to 5.5V TA = -40°C to 125°C				
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Conditions	
1	FCLK	Clock frequency	_ _ _ _	100 400 400 1000	kHz	1.7V ≤ VCC < 2.5V 2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V 24FC64 2.5V ≤ VCC ≤ 5.5V 24FC64	
2	THIGH	Clock high time	4000 600 600 500		ns	1.7V ≤ VCC < 2.5V 2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V 24FC64 2.5V ≤ VCC ≤ 5.5V 24FC64	
3	TLOW	Clock low time	4700 1300 1300 500	_ _ _ _	ns	1.7V ≤ VCC < 2.5V 2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V 24FC64 2.5V ≤ VCC ≤ 5.5V 24FC64	
4	TR	SDA and SCL rise time (Note 1)		1000 300 300	ns	1.7V ≤ VCC < 2.5V 2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC ≤ 5.5V 24FC64	
5	TF	SDA and SCL fall time (Note 1)	_	300 100	ns	All except, 24FC64 1.7V ≤ Vcc ≤ 5.5V 24FC64	
6	THD:STA	Start condition hold time	4000 600 600 250	_ _ _	ns	1.7V ≤ VCC < 2.5V 2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V 24FC64 2.5V ≤ VCC ≤ 5.5V 24FC64	
7	Tsu:sta	Start condition setup time	4700 600 600 250	_ _ _ _	ns	1.7V ≤ VCC < 2.5V 2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V 24FC64 2.5V ≤ VCC ≤ 5.5V 24FC64	
8	THD:DAT	Data input hold time	0	_	ns	(Note 2)	
9	Tsu:dat	Data input setup time	250 100 100	_ _ _	ns	1.7V ≤ VCC < 2.5V 2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC ≤ 5.5V 24FC64	
10	Tsu:sto	Stop condition setup time	4000 600 600 250		ns	1.7 V ≤ VCC < 2.5V 2.5 V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V 24FC64 2.5 V ≤ VCC ≤ 5.5V 24FC64	
11	Tsu:wp	WP setup time	4000 600 600	_ _ _	ns	1.7V ≤ VCC < 2.5V 2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC ≤ 5.5V 24FC64	
12	THD:WP	WP hold time	4700 1300 1300		ns	1.7V ≤ VCC < 2.5V 2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC ≤ 5.5V 24FC64	

Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

- **2:** As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
- **3:** The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs, which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.
- **4:** This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model, which can be obtained from Microchip's web site at www.microchip.com.


24AA64/24LC64/24FC64

AC CHARACTERISTICS			Electrical Characteristics: Industrial (I): Vcc = +1.7V to 5.5V TA = -40°C to +85°C Automotive (E): Vcc = +1.7V to 5.5V TA = -40°C to 125°C				
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Conditions	
13	ТАА	Output valid from clock (Note 2)	_ _ _ _	3500 900 900 400	ns	1.7V ≤ VCC < 2.5V 2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V 24FC64 2.5V ≤ VCC ≤ 5.5V 24FC64	
14	TBUF	Bus free time: Time the bus must be free before a new transmission can start	4700 1300 1300 500	 	ns	1.7V ≤ VCC < 2.5V 2.5V ≤ VCC ≤ 5.5V 1.7V ≤ VCC < 2.5V 24FC64 2.5V ≤ VCC ≤ 5.5V 24FC64	
15	TOF	Output fall time from VIH minimum to VIL maximum CB ≤ 100 pF	10 + 0.1CB	250 250	ns	All except, 24FC64 (Note 1) 24FC64 (Note 1)	
16	TSP	Input filter spike suppression (SDA and SCL pins)	_	50	ns	All except, 24FC64 (Notes 1 and 3)	
17	Twc	Write cycle time (byte or page)	_	5	ms	_	
18	_	Endurance	1,000,000	_	cycles	Page Mode 25°C, 5.5V (Note 4)	

Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

- **2:** As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
- **3:** The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs, which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.
- **4:** This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model, which can be obtained from Microchip's web site at www.microchip.com.

FIGURE 1-1: BUS TIMING DATA



2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

TABLE 2-1: PIN FUNCTION TABLE

Name	PDIP	SOIC	TSSOP	Rotated TSSOP	DFN ⁽¹⁾	TDFN ⁽¹⁾	MSOP	SOT-23	cs	Description
A0	1	1	1	3	1	1	1	_	_	Chip Address Input
A1	2	2	2	4	2	2	2	_	_	Chip Address Input
A2	3	3	3	5	3	3	3	_	_	Chip Address Input
Vss	4	4	4	6	4	4	4	2	2	Ground
SDA	5	5	5	7	5	5	5	3	5	Serial Address/Data I/O
SCL	6	6	6	8	6	6	6	1	4	Serial Clock
WP	7	7	7	1	7	7	7	5	3	Write-Protect Input
Vcc	8	8	8	2	8	8	8	4	1	+1.7V to 5.5V Power Supply

Note 1: The exposed pad on the DFN/TDFN packages can be connected to Vss or left floating.

2.1 A0, A1, A2 Chip Address Inputs

The A0, A1 and A2 inputs are used by the 24XX64 for multiple device operation. The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to eight devices may be connected to the same bus by using different Chip Select bit combinations. These inputs must be connected to either Vcc or Vss.

In most applications, the chip address inputs A0, A1 and A2 are hard-wired to logic '0' or logic '1'. For applications in which these pins are controlled by a microcontroller or other programmable device, the chip address pins must be driven to logic '0' or logic '1' before normal device operation can proceed. Address pins are not available in the SOT-23 or Chip Scale packages.

2.2 Serial Data (SDA)

SDA is a bidirectional pin used to transfer addresses and data into and out of the device. Since it is an opendrain terminal, the SDA bus requires a pull-up resistor to Vcc (typical 10 k Ω for 100 kHz, 2 k Ω for 400 kHz).

For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the Start and Stop conditions.

2.3 Serial Clock (SCL)

The SCL input is used to synchronize the data transfer from and to the device.

2.4 Write-Protect (WP)

This pin must be connected to either Vss or Vcc. If tied to Vss, write operations are enabled. If tied to Vcc, write operations are inhibited but read operations are not affected.

3.0 FUNCTIONAL DESCRIPTION

The 24XX64 supports a bidirectional, 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, while a device receiving data is defined as a receiver. The bus has to be controlled by a master device which generates the Serial Clock (SCL), controls the bus access and generates the Start and Stop conditions, while the 24XX64 works as slave. Both master and slave can operate as transmitter or receiver, but the master device determines which mode is activated.

4.0 BUS CHARACTERISTICS

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as a Start or Stop condition

Accordingly, the following bus conditions have been defined (Figure 4-1).

4.1 Bus Not Busy (A)

Both data and clock lines remain high.

4.2 Start Data Transfer (B)

A high-to-low transition of the SDA line while the clock (SCL) is high determines a Start condition. All commands must be preceded by a Start condition.

4.3 Stop Data Transfer (C)

A low-to-high transition of the SDA line while the clock (SCL) is high determines a Stop condition. All operations must be ended with a Stop condition.

4.4 Data Valid (D)

The state of the data line represents valid data when, after a Start condition, the data line is stable for the duration of the high period of the clock signal.

The data on the line must be changed during the low period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of data bytes transferred between Start and Stop conditions is determined by the master device and is, theoretically, unlimited (although only the last thirty two will be stored when doing a write operation). When an overwrite does occur, it will replace data in a first-in first-out (FIFO) fashion.


4.5 Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this Acknowledge bit.

Note: The 24XX64 does not generate any Acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges has to pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. During reads, a master must signal an end of data to the slave by not generating an Acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave (24XX64) will leave the data line high to enable the master to generate the Stop condition.

FIGURE 4-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS



5.0 DEVICE ADDRESSING

A control byte is the first byte received following the Start condition from the master device (Figure 5-1). The control byte consists of a four-bit control code. For the 24XX64, this is set as '1010' binary for read and write operations. The next three bits of the control byte are the Chip Select bits (A2, A1, A0). The Chip Select bits allow the use of up to eight 24XX64 devices on the same bus and are used to select which device is accessed. The Chip Select bits in the control byte must correspond to the logic levels on the corresponding A2, A1 and A0 pins for the device to respond. These bits are, in effect, the three Most Significant bits of the word address.


For the SOT-23 and Chip Scale packages, the address pins are not available. During device addressing, the A2, A1 and A0 Chip Select bits (Figure 5-2) should be set to '0'.

The last bit of the control byte defines the operation to be performed. When set to a '1', a read operation is selected. When set to a '0', a write operation is selected. The next two bytes received define the address of the first data byte (Figure 5-2). Because only A12...A0 are used, the upper-three address bits are "don't care" bits. The upper-address bits are transferred first, followed by the Less Significant bits.

Following the Start condition, the 24XX64 monitors the SDA bus, checking the device-type identifier being transmitted. Upon receiving a '1010' code and appropriate device-select bits, the slave device outputs an

Acknowledge signal on the SDA line. Depending on the state of the R/W bit, the 24XX64 will select a read or write operation.

FIGURE 5-1: CONTROL BYTE FORMAT




5.1 Contiguous Addressing Across Multiple Devices

The Chip Select bits A2, A1 and A0 can be used to expand the contiguous address space for up to 512K bits by adding up to eight 24XX64 devices on the same bus. In this case, software can use A0 of the control byte as address bit A13; A1 as address bit A14; and A2 as address bit A15. It is not possible to sequentially read across device boundaries.

The SOT-23 and Chip Scale packages do not support multiple device addressing on the same bus.

FIGURE 5-2: ADDRESS SEQUENCE BIT ASSIGNMENTS



6.0 WRITE OPERATIONS

6.1 Byte Write

Following the Start condition from the master, the control code (four bits), the Chip Select (three bits) and the R/W bit (which is a logic low) are clocked onto the bus by the master transmitter. This indicates to the addressed slave receiver that the address high byte will follow once it has generated an Acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the master is the high-order byte of the word address and will be written into the Address Pointer of the 24XX64. The next byte is the Least Significant Address Byte. After receiving another Acknowledge signal from the 24XX64, the master device will transmit the data word to be written into the addressed memory location. The 24XX64 acknowledges again and the master generates a Stop condition. This initiates the internal write cycle and, during this time, the 24XX64 will not generate Acknowledge signals (Figure 6-1). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command, but no write cycle will occur, no data will be written and the device will immediately accept a new command. After a byte Write command, the internal address counter will point to the address location following the one that was just written.

Note:

When doing a write of less than 32 bytes the data in the rest of the page is refreshed along with the data bytes being written. This will force the entire page to endure a write cycle, for this reason endurance is specified per page.

6.2 Page Write

The write control byte, word address and the first data byte are transmitted to the 24XX64 in the same way as in a byte write. However, instead of generating a Stop condition, the master transmits up to 31 additional bytes which are temporarily stored in the on-chip page buffer and will be written into memory once the master has transmitted a Stop condition. Upon receipt of each word, the five lower Address Pointer bits are internally incremented by one. If the master should transmit more than 32 bytes prior to generating the Stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the Stop condition is received, an internal write cycle will begin (Figure 6-2). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command, but no write cycle will occur, no data will be written, and the device will immediately accept a new command.


Note:

Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and end at addresses that are integer multiples of [page size - 1]. If a Page Write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page, as might be expected. It is therefore necessary for the application software to prevent page write operations that would attempt to cross a page boundary.

6.3 Write Protection

The WP pin allows the user to write-protect the entire array (0000-1FFF) when the pin is tied to Vcc. If tied to Vss the write protection is disabled. The WP pin is sampled at the Stop bit for every Write command (Figure 4-1). Toggling the WP pin after the Stop bit will have no effect on the execution of the write cycle.


FIGURE 6-1: **BYTE WRITE** S T A R T **Bus Activity** S T O P Control Byte Address High Byte Address Low Byte Master Data SDA Line A C K A C K A C K A C K **Bus Activity** x = "don't care" bit



7.0 ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the Stop condition for a Write command has been issued from the master, the device initiates the internally-timed write cycle and ACK polling can then be initiated immediately. This involves the master sending a Start condition followed by the control byte for a Write command ($R/\overline{W} = 0$). If the device is still busy with the write cycle, then no ACK will be returned. If no ACK is returned, the Start bit and control byte must be re-sent. If the cycle is complete, the device will return the ACK and the master can then proceed with the next Read or Write command. See Figure 7-1 for a flow diagram of this operation.

FIGURE 7-1: ACKNOWLEDGE POLLING FLOW



8.0 READ OPERATION

Read operations are initiated in the same \underline{way} as write operations, with the exception that the R/ \overline{W} bit of the control byte is set to one. There are three basic types of read operations: current address read, random read and sequential read.

8.1 Current Address Read

The 24XX64 contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous read access was to address 'n' (n is any legal address), the next current address read operation would access data from address n + 1.

Upon receipt of the control byte with R/W bit set to one, the 24XX64 issues an acknowledge and transmits the eight-bit data word. The master will not acknowledge the transfer, but does generate a Stop condition and the 24XX64 discontinues transmission (Figure 8-1).

8.2 Random Read


Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, the word address must first be set. This is accomplished by sending the word address to the 24XX64 as part of a write operation (R/W bit set to '0'). Once the word address is sent, the master generates a Start condition following the acknowledge.

This terminates the write operation, but not before the internal Address Pointer is set. The master then issues the control byte again, but with the R/W bit set to a one. The 24XX64 will then issue an acknowledge and transmit the 8-bit data word. The master will not acknowledge the transfer, but does generate a Stop condition, which causes the 24XX64 to discontinue transmission (Figure 8-2). After a random Read command, the internal address counter will point to the address location following the one that was just read.

8.3 Sequential Read


Sequential reads are initiated in the same way as random reads, except that once the 24XX64 transmits the first data byte, the master issues an acknowledge as opposed to the Stop condition used in a random read. This acknowledge directs the 24XX64 to transmit the next sequentially-addressed 8-bit word (Figure 8-3). Following the final byte being transmitted to the master, the master will NOT generate an acknowledge, but will generate a Stop condition. To provide sequential reads, the 24XX64 contains an internal Address Pointer which is incremented by one at the completion of each operation. This Address Pointer allows the entire memory contents to be serially read during one operation. The internal Address Pointer will automatically roll over from address 1FFF to address 0000 if the master acknowledges the byte received from the array address 1FFF.

FIGURE 8-1: CURRENT ADDRESS READ



24AA64/24LC64/24FC64

FIGURE 8-2: **RANDOM READ** S S **Bus Activity** S T O P Address Low Byte Master Control Byte Control Byte Data Byte A R T Address High Byte A R T Ρ SDA Line N O A C K A C K A C K A C K **Bus Activity** A C K x = "don't care" bit




9.0 PACKAGING INFORMATION

9.1 Package Marking Information






8-Lead SOIC (3.90 mm)



8-Lead SOIC (5.28 mm)



8-Lead TSSOP



8-Lead MSOP



8-Lead 2x3 DFN



Example:




Example:



Example:



Example:



Example:



Example:



24AA64/24LC64/24FC64


8-Lead 2x3 TDFN




Example:




5-Lead SOT-23



Example:



5-Lead Chip Scale



Example:

75 13

1st Line Marking Codes									
Part Number	TSSOP TSSOP X-Rotated		MSOP	MSOP DFN		TDFN		SOT-23	
				I Temp.	E Temp.	l Temp.	E Temp.	I Temp.	E Temp.
24AA64	4AB	4ABX	4A64T	271	_	A71	E10	7HNN	7WNN
24LC64	4LB	4LBX	4L64T	274	275	A74	A75	7GNN	7JNN
24FC64	4FB	_	4F64T	27A	_	A7A	_		_

Note: T = Temperature grade (I, E)

Note:


Legend:	XXX	Part number or part number code
	T	Temperature (I, E)
	Υ	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code (2 characters for small packages)
	(e3)	Pb-free JEDEC designator for Matte Tin (Sn)

Note: For very small packages with no room for the Pb-free JEDEC designator (e3), the marking will only appear on the outer carton or reel label.

In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

ote: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		8	•
Pitch	е		.100 BSC	
Top to Seating Plane	А	_	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:


- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057C Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	Ν		8		
Pitch	е		1.27 BSC		
Overall Height	Α	Ī	į	1.75	
Molded Package Thickness	A2	1.25	ı	-	
Standoff §	A1	0.10	İ	0.25	
Overall Width	E	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	ı	0.50	
Foot Length	L	0.40	İ	1.27	
Footprint	L1		1.04 REF		
Foot Angle	φ	0°	ı	8°	
Lead Thickness	С	0.17 - 0.25			
Lead Width	b	0.31	į	0.51	
Mold Draft Angle Top	α	5° - 15°			
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	E	1.27 BSC			
Contact Pad Spacing	С		5.40		
Contact Pad Width (X8)	X1			0.60	
Contact Pad Length (X8)	Y1			1.55	

Notes:

Note:


 ${\tt BSC: Basic \ Dimension. \ Theoretically \ exact \ value \ shown \ without \ tolerances.}$

Microchip Technology Drawing No. C04-2057A

^{1.} Dimensioning and tolerancing per ASME Y14.5M

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-056C Sheet 1 of 2

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Number of Pins	Ν		8		
Pitch	е		1.27 BSC		
Overall Height	Α	1.77	i	2.03	
Standoff §	A1	0.05		0.25	
Molded Package Thickness	A2	1.75	i	1.98	
Overall Width	Е	7.94 BSC			
Molded Package Width	E1	5.25 BSC			
Overall Length	D		5.26 BSC		
Foot Length	٦	0.51	-	0.76	
Lead Thickness	С	0.15	i	0.25	
Lead Width	b	0.36	ı	0.51	
Mold Draft Angle	Θ1	-	-	15°	
Lead Angle	Θ2	0°	i	8°	
Foot Angle	Θ3	0°	-	8°	


Notes

- 1. SOIJ, JEITA/EIAJ Standard, Formerly called SOIC
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.

Microchip Technology Drawing No. C04-056C Sheet 2 of $\ensuremath{\text{2}}$

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm Body [SOIJ]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е	1.27 BSC		
Overall Width	Z1			9.00
Contact Pad Spacing	C1		7.30	
Contact Pad Width (X8)	X1			0.65
Contact Pad Length (X8)	Y1			1.70
Distance Between Pads	G1	5.60		
Distance Between Pads	G	0.62		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2056C

5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dir	mension Limits	MIN	NOM	MAX
Number of Pins	N	5		
Lead Pitch	е	0.95 BSC		
Outside Lead Pitch	e1	1.90 BSC		
Overall Height	А	0.90	_	1.45
Molded Package Thickness	A2	0.89	_	1.30
Standoff	A1	0.00	_	0.15
Overall Width	E	2.20	_	3.20
Molded Package Width	E1	1.30	_	1.80
Overall Length	D	2.70	_	3.10
Foot Length	L	0.10	_	0.60
Footprint	L1	0.35	_	0.80
Foot Angle	ф	0°	_	30°
Lead Thickness	С	0.08	_	0.26
Lead Width	b	0.20	_	0.51

Notes:


- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-091B

5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units **MILLIMETERS** MIN MAX Dimension Limits MOM Contact Pitch 0.95 BSC Ε Contact Pad Spacing С 2.80 Contact Pad Width (X5) Χ 0.60 Contact Pad Length (X5) Υ 1.10 Distance Between Pads G 1.70 Distance Between Pads GX 0.35 Overall Width Z 3.90

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091A

8-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	ts MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N	8		
Pitch	е	0.65 BSC		
Overall Height	A	-	_	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	_	0.15
Overall Width	E	6.40 BSC		
Molded Package Width	E1	4.30	4.40	4.50
Molded Package Length	D	2.90	3.00	3.10
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	ф	0°	_	8°
Lead Thickness	С	0.09	_	0.20
Lead Width	b	0.19	_	0.30

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086B

8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		S
Dimensio	n Limits	MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.45
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2086A