

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









24VL024/24VL025

2K I²C[™] Serial EEPROM

Device Selection Table

Part Number	Vcc Range	Max Clock
24VL024	1.5 to 3.6V	400 kHz ⁽¹⁾
24VL025	1.5 to 3.6V	400 kHz ⁽¹⁾

Note 1: 100 kHz for Vcc < 1.8V


Features:

- Single-Supply with Operation down to 1.5V
- Low-Power CMOS Technology:
 - 400 μA active current, maximum
 - 1 μA standby current, maximum
- 2-Wire Serial Interface Bus, I²C™ Compatible
- Schmitt Trigger Inputs for Noise Suppression
- · Output Slope Control to Eliminate Ground Bounce
- · 100 kHz and 400 kHz Compatibility
- · Page Write Buffer for up to 16 Bytes
- Self-Timed Write Cycle (including Auto-Erase)
- Hardware Write Protection for the Entire Array (24VL024 only)
- · Cascadable up to Eight Devices
- · More than 1 Million Erase/Write Cycles
- ESD Protection > 4,000V
- Data Retention > 200 Years
- Factory Programming (QTP) Available
- 8-pin PDIP, SOIC, TSSOP, TDFN and MSOP Packages
- 6-lead SOT-23 package (24VL025 only)
- · Temperature Range:
 - -20°C to +85°C
- · Pb-Free and RoHS Compliant


Description:

The Microchip Technology Inc. 24VL024/24VL025 is a 2 Kbit Serial Electrically Erasable PROM with operation down to 1.5V. The device is organized as a single block of 256 x 8-bit memory with a 2-wire serial interface. Low-current design permits operation with maximum standby and active currents of only 1 μA and 400 μA , respectively. The device has a page write capability for up to 16 bytes of data. Functional address lines allow the connection of up to eight 24VL024/24VL025 devices on the same bus for up to 16 Kbits of contiguous EEPROM memory. The device is available in the standard 8-pin PDIP, 8-pin SOIC (150 mil), TSSOP, 2x3 TDFN and MSOP packages. The 24VL025 is also available in the 6-lead, SOT-23 package.

Block Diagram



Package Types



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (†)

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: DC CHARACTERISTICS

DC CHA	RACTERI	STICS	VCC = +1.5V to 3.6V			°C to +85°C
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Conditions
D1	_	A0, A1, A2, SCL, SDA and WP pins:	_	_	_	_
D2	VIH	High-level input voltage	0.7 Vcc	_	V	_
D3	VIL	Low-level input voltage	_	0.3 Vcc	V	_
D4	VHYS	Hysteresis of Schmitt Trigger inputs (SDA, SCL pins)	0.05 Vcc	_	V	(Note)
D5	VOL	Low-level output voltage	_	0.40	V	IOL = 3.0 mA @ VCC = 3.6V IOL = 2.1 mA @ VCC = 2.5V
D6	ILI	Input leakage current	_	±1	μΑ	VIN = VSS or VCC, WP = VSS
D7	ILO	Output leakage current	_	±1	μΑ	Vout = Vss or Vcc
D8	CIN, COUT	Pin capacitance (all inputs/outputs)	_	10	pF	VCC = 3.6V (Note) TA = 25°C, f = 1 MHz
D9	Icc Read	Operating current	_	400	μΑ	Vcc = 3.6V, SCL = 400 kHz
	Icc Write		_	3	mA	Vcc = 3.6V
D10	Iccs	Standby current	_	1	μА	VCC = 3.6V, SCL = SDA = VCC WP = VSS, A0, A1, A2 = VSS

Note: This parameter is periodically sampled and not 100% tested.

TABLE 1-2: AC CHARACTERISTICS

AC CHARACTERISTICS		STICS	Electrical Ch			0°C to +85°C
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
1	FCLK	Clock frequency		100 400	kHz	1.5V ≤ VCC < 1.8V 1.8V ≤ VCC ≤ 3.6V
2	THIGH	Clock high time	4000 600	_	ns	1.5V ≤ VCC < 1.8V 1.8V ≤ VCC ≤ 3.6V
3	TLOW	Clock low time	4700 1300		ns	1.5V ≤ VCC < 1.8V 1.8V ≤ VCC ≤ 3.6V
4	TR	SDA and SCL rise time (Note 1)		1000 300	ns	1.5V ≤ VCC < 1.8V 1.8V ≤ VCC ≤ 3.6V
5	TF	SDA and SCL fall time (Note 1)		1000 300	ns	1.5V ≤ VCC < 1.8V 1.8V ≤ VCC ≤ 3.6V
6	THD:STA	Start condition hold time	4000 600		ns	1.5V ≤ VCC < 1.8V 1.8V ≤ VCC ≤ 3.6V
7	Tsu:sta	Start condition setup time	4700 600		ns	1.5V ≤ VCC < 1.8V 1.8V ≤ VCC ≤ 3.6V
8	THD:DAT	Data input hold time	0		ns	(Note 2)
9	TSU:DAT	Data input setup time	250 100	_	ns	1.5V ≤ VCC < 1.8V 1.8V ≤ VCC ≤ 3.6V
10	Tsu:sto	Stop condition setup time	4000 600		ns	1.5V ≤ VCC < 1.8V 1.8V ≤ VCC ≤ 3.6V
11	Tsu:wp	WP setup time (Note 5)	4000 600	_	ns	1.5V ≤ VCC < 1.8V 1.8V ≤ VCC ≤ 3.6V
12	THD:WP	WP hold time (Note 5)	4700 600	_	ns	1.5V ≤ VCC < 1.8V 1.8V ≤ VCC ≤ 3.6V
13	Таа	Output valid from clock (Note 2)	_	3500 900	ns	1.5V ≤ VCC < 1.8V 1.8V ≤ VCC ≤ 3.6V
14	TBUF	Bus free time: Time the bus must be free before a new transmis- sion can start	4700 1300	_	ns	1.5V ≤ VCC < 1.8V 1.8V ≤ VCC ≤ 3.6V
15	TSP	Input filter spike suppression (SDA and SCL pins)	_	50	ns	(Note 1 and Note 3)
16	Twc	Write cycle time (byte or page)	_	5	ms	_
17	_	Endurance	1M	_	cycles	25°C, Vcc = 3.6V, per page (Note 4)

Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.


5: 24VL024 only.

^{2:} As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

^{3:} The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs, which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.

^{4:} This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model which can be obtained from Microchip's web site at www.microchip.com.

FIGURE 1-1: BUS TIMING DATA



2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

TABLE 2-1: PIN FUNCTION TABLE

Name	8-pin PDIP	8-pin SOIC	8-pin TSSOP	8-pin MSOP	8-pin TDFN	6-pin SOT-23	Function
A0	1	1	1	1	1	5	User Configurable Chip Select
A1	2	2	2	2	2	4	User Configurable Chip Select
A2	3	3	3	3	3	_	User Configurable Chip Select
Vss	4	4	4	4	4	2	Ground
SDA	5	5	5	5	5	3	Serial Data
SCL	6	6	6	6	6	1	Serial Clock
WP	7	7	7	7	7	_	Write-Protect Input
Vcc	8	8	8	8	8	6	+1.5V to 3.6V

2.1 SDA Serial Data

This is a bidirectional pin used to transfer addresses and data into and out of the device. It is an open drain terminal. Therefore, the SDA bus requires a pull-up resistor to VCC (typical 10 k Ω for 100 kHz, 2 k Ω for 400 kHz).

For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the Start and Stop conditions.

2.2 SCL Serial Clock

The SCL input is used to synchronize the data transfer to and from the device.

2.3 A0. A1. A2

The A0, A1 and A2 inputs are used by the 24VL024/24VL025 for multiple device operations. The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true.

Up to eight 24VL024/24VL025 devices (four for the SOT-23 package) may be connected to the same bus by using different Chip Select bit combinations. These inputs must be connected to either Vcc or Vss.

In most applications, the chip address inputs A0, A1 and A2 are hard-wired to logic '0' or logic '1'. For applications in which these pins are controlled by a microcontroller or other programmable device, the chip address pins must be driven to logic '0' or logic '1' before normal device operation can proceed.

2.4 WP (24VL024 only)

WP is the hardware write-protect pin. It must be tied to VCC or Vss. If tied to VCC, the hardware write protection is enabled and will protect the entire array (00h-FFh). If the WP pin is tied to Vss the hardware write protection is disabled.

2.5 Noise Protection

The 24VL024/24VL025 employs a Vcc threshold detector circuit that disables the internal erase/write logic if the Vcc is below 1.0 volts at nominal conditions.

The SCL and SDA inputs have Schmitt Trigger and filter circuits that suppress noise spikes to assure proper device operation even on a noisy bus.

24VL024/24VL025

3.0 FUNCTIONAL DESCRIPTION

The 24VL024/24VL025 supports a bidirectional, 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, and a device receiving data as receiver. The bus has to be controlled by a master device that generates the Serial Clock (SCL), controls the bus access and generates the Start and Stop conditions, while the 24VL024/24VL025 works as slave. Both master and slave can operate as transmitter or receiver, but the master device determines which mode is activated.

4.0 BUS CHARACTERISTICS

The following **bus protocol** has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as a Start or Stop condition.

Accordingly, the following bus conditions have been defined (Figure 4-1).

4.1 Bus Not Busy (A)

Both data and clock lines remain high.

4.2 Start Data Transfer (B)

A high-to-low transition of the SDA line while the clock (SCL) is high determines a Start condition. All commands must be preceded by a Start condition.

4.3 Stop Data Transfer (C)

A low-to-high transition of the SDA line while the clock (SCL) is high determines a Stop condition. All operations must be ended with a Stop condition.

4.4 Data Valid (D)

The state of the data line represents valid data when, after a Start condition, the data line is stable for the duration of the high period of the clock signal.

The data on the line must be changed during the low period of the clock signal. There is one bit of data per clock pulse.

Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of the data bytes transferred between the Start and Stop conditions is determined by the master device and is, theoretically, unlimited, though only the last sixteen will be stored when doing a write operation. When an overwrite does occur, it will replace data in a first-in first-out fashion.

4.5 Acknowledge

Each receiving device, when addressed, is required to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this Acknowledge bit.

Note: The 24VL024/24VL025 does not generate any Acknowledge bits if an internal programming cycle is in progress.

The device that acknowledges has to pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the acknowledge-related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an Acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line high to enable the master to generate the Stop condition (Figure 4-2).

FIGURE 4-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS CHARACTERISTICS





FIGURE 4-2: ACKNOWLEDGE TIMING




5.0 DEVICE ADDRESSING

A control byte is the first byte received following the Start condition from the master device (Figure 5-1). The control byte consists of a four-bit control code; for the 24VL024/24VL025 this is set as '1010' binary for read and write operations. The next three bits of the control byte are the Chip Select bits (A2, A1, A0). The Chip Select bits allow the use of up to eight 24VL024/24VL025 devices on the same bus and are used to select which device is accessed. The Chip Select bits in the control byte must correspond to the logic levels on the corresponding A2, A1 and A0 pins for the device to respond. These bits are in effect the three Most Significant bits of the word address.

For the SOT-23 package, the A2 pin is not connected. During device addressing, the A2 chip select bit should be set to logic '0'. Only four 24VL025 SOT-23 devices can be connected to the same bus.

The last bit of the control byte defines the operation to be performed. When set to a '1', a read operation is selected. When set to a '0', a write operation is selected. Following the Start condition, the 24VL024/24VL025 monitors the SDA bus, checking the control byte being transmitted. Upon receiving a '1010' code and appropriate Chip Select bits, the slave device outputs an Acknowledge signal on the SDA line. Depending on the state of the R/W bit, the 24VL024/24VL025 will select a read or write operation.

FIGURE 5-1: CONTROL BYTE FORMAT



5.1 Contiguous Addressing Across Multiple Devices

The Chip Select bits A2, A1 and A0 can be used to expand the contiguous address space for up to 16K bits by adding up to eight 24VL024/24VL025 devices on the same bus. In this case, software can use A0 of the control byte as address bit A8, A1 as address bit A9, and A2 as address bit A10. It is not possible to sequentially read across device boundaries.

For the SOT-23 package, up to four devices can be added for up to 8K bits of address space. In this case, software can use A0 of the control byte as address bit A8, and A1 as address bit A9. Bit A2 of the control byte must always be set to logic '0' for the SOT-23 package.

6.0 WRITE OPERATIONS

6.1 Byte Write

Following the Start signal from the master, the device code (4 bits), the Chip Select bits (3 bits) and the R/\overline{W} bit (which is a logic low) are placed onto the bus by the master transmitter. The device will acknowledge this control byte during the ninth clock pulse. The next byte transmitted by the master is the word address and will be written into the Address Pointer of the 24VL024/ 24VL025. After receiving another Acknowledge signal from the 24VL024/24VL025, the master device will transmit the data word to be written into the addressed memory location. The 24VL024/24VL025 acknowledges again and the master generates a Stop condition. This initiates the internal write cycle and the 24VL024/24VL025 will not generate Acknowledge signals during this time (Figure 6-1). If an attempt is made to write to the protected portion of the array when the hardware write protection has been enabled, the device will acknowledge the command, but no data will be written. The write cycle time must be observed even if write protection is enabled.

6.2 Page Write

The write-control byte, word address and the first data byte are transmitted to the 24VL024/24VL025 in the same way as in a byte write. But instead of generating a Stop condition, the master transmits up to 15 additional data bytes to the 24VL024/24VL025 that are temporarily stored in the on-chip page buffer and will be written into the memory once the master has transmitted a Stop condition. Upon receipt of each word, the four lower order Address Pointer bits are internally incremented by one.

The higher order four bits of the word address remain constant. If the master should transmit more than 16 bytes prior to generating the Stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the Stop condition is received, an internal write cycle will begin (Figure 6-2). If an attempt is made to write to the protected portion of the array when the hardware write protection has been enabled, the device will acknowledge the command, but no data will be written. The write cycle time must be observed even if write protection is enabled.

Note: Page write operations are limited to writing bytes within a single physical page, regardless of the number of bvtes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and end at addresses that are integer multiples of [page size - 1]. If a Page Write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page, as might be expected. It is therefore necessary that the application software prevent page write operations that would attempt to cross a page boundary.

6.3 Write Protection (24VL024 only)

The WP pin must be tied to Vcc or Vss. If tied to Vcc, the entire array will be write-protected (00h-FFh). If the WP pin is tied to Vss, write operations to all address locations are allowed.








FIGURE 6-2: PAGE WRITE



7.0 ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the Stop condition for a write command has been issued from the master, the device initiates the internally-timed write cycle and ACK polling can be initiated immediately. This involves the master sending a Start condition followed by the control byte for a Write command (R/ \overline{W} = 0). If the device is still busy with the write cycle, no ACK will be returned. If no ACK is returned, the Start bit and control byte must be re-sent. If the cycle is complete, the device will return the ACK and the master can then proceed with the next Read or Write command. See Figure 7-1 for a flow diagram of this operation.

FIGURE 7-1: ACKNOWLEDGE POLLING FLOW



8.0 READ OPERATIONS

Read operations are initiated in the same \underline{way} as write operations, with the exception that the R/\overline{W} bit of the slave address is set to '1'. There are three basic types of read operations: current address read, random read and sequential read.

8.1 Current Address Read

The 24VL024/24VL025 contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous read access was to address n, the next current address read operation would access data from address n + 1. Upon receipt of the slave address with the R/\overline{W} bit set to '1', the 24VL024/24VL025 issues an acknowledge and transmits the 8-bit data word. The master will not acknowledge the transfer, but does generate a Stop condition and the 24VL024/24VL025 discontinues transmission (Figure 8-1).

8.2 Random Read

Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, the word address must first be set. This is done by sending the word address to the 24VL024/24VL025 as part of a write operation.


Once the word address is sent, the master generates a Start condition following the acknowledge. This terminates the write operation, but not before the internal Address Pointer is set. The master then issues the control byte again but with the R/W bit set to a '1'. The 24VL024/24VL025 will then issue an acknowledge and transmits the eight-bit data word. The master will not acknowledge the transfer, but does generate a Stop condition and the 24VL024/24VL025 discontinues transmission (Figure 8-2). After this command, the internal address counter will point to the address location following the one that was just read.

8.3 Sequential Read

Sequential reads are initiated in the same way as a random read except that after the 24VL024/24VL025 transmits the first data byte, the master issues an acknowledge as opposed to a Stop condition in a random read. This directs the 24VL024 to transmit the next sequentially addressed 8-bit word (Figure 8-3).


To provide sequential reads, the 24VL024/24VL025 contains an internal Address Pointer which is incremented by one at the completion of each operation. This Address Pointer allows the entire memory contents to be serially read during one operation. The internal Address Pointer will automatically roll over from address FFh to address 00h.

FIGURE 8-1: CURRENT ADDRESS READ



24VL024/24VL025


FIGURE 8-2: **RANDOM READ** START START S T O P Bus Activity Master Control Word Control Data (n) Address (n) Byte Byte SDA Line N A C K A C K A C K A C K **Bus Activity**



9.0 PACKAGING INFORMATION

9.1 Package Marking Information

8-Lead PDIP (300 mil)



8-Lead SOIC (3.90 mm)



8-Lead TSSOP



8-Lead MSOP



8-Lead 2x3 TDFN




6-Lead SOT-23




Example:



Example:



Example:



Example:



Example:



Example:



Part Number	1st Line Marking Codes						
Part Number	TSSOP	MSOP	TDFN	SOT-23			
24VL024	4V24	4V24	AP9	_			
24VL025	4V25	4V25	AR6	HFNN			

Legend: XXX Part number or part number code T Temperature (I, E) Y Year code (last digit of calendar year) YY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01') NNN Alphanumeric traceability code (2 characters for smale) Pb-free JEDEC designator for Matte Tin (Sn)	all packages)
--	---------------

Note: For very small packages with no room for the Pb-free JEDEC designator (e3), the marking will only appear on the outer carton or reel label.


Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

Note: Please visit www.microchip.com/Pbfree for the latest information on Pb-free conversion.

*Standard OTP marking consists of Microchip part number, year code, week code, and traceability code.

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES		
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		.100 BSC		
Top to Seating Plane	A	_	_	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	_	_	
Shoulder to Shoulder Width	E	.290	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.348	.365	.400	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.040	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	-	_	.430	

Notes:


- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS			
Dimensio	n Limits	MIN	NOM	MAX			
Number of Pins	N		8				
Pitch	е		1.27 BSC				
Overall Height	Α	ı	_	1.75			
Molded Package Thickness	A2	1.25	_	_			
Standoff §	A1	0.10	_	0.25			
Overall Width	Е	6.00 BSC					
Molded Package Width	E1		3.90 BSC				
Overall Length	D		4.90 BSC				
Chamfer (optional)	h	0.25	_	0.50			
Foot Length	L	0.40	_	1.27			
Footprint	L1		1.04 REF				
Foot Angle	ф	0°	_	8°			
Lead Thickness	С	0.17	_	0.25			
Lead Width	b	0.31	_	0.51			
Mold Draft Angle Top	α	5°	_	15°			
Mold Draft Angle Bottom	β	5°	_	15°			

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-057B

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	N	IILLIMETER	S	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	C		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

8-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			}
Dimensi	on Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		0.65 BSC	
Overall Height	Α	ı	_	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	-	0.15
Overall Width	Е		6.40 BSC	
Molded Package Width	E1	4.30	4.40	4.50
Molded Package Length	D	2.90	3.00	3.10
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	ф	0°	-	8°
Lead Thickness	С	0.09	_	0.20
Lead Width	b	0.19	_	0.30


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086B

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			}
	Dimension Limits		NOM	MAX
Number of Pins	N		8	
Pitch	е		0.65 BSC	
Overall Height	A	_	_	1.10
Molded Package Thickness	A2	0.75	0.85	0.95
Standoff	A1	0.00	_	0.15
Overall Width	E	4.90 BSC		
Molded Package Width	E1		3.00 BSC	
Overall Length	D		3.00 BSC	
Foot Length	L	0.40	0.60	0.80
Footprint	L1	0.95 REF		
Foot Angle	ф	0°	_	8°
Lead Thickness	С	0.08	_	0.23
Lead Width	b	0.22	_	0.40

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111B

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.75 mm Body [TDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		0.50 BSC	
Overall Height	Α	0.70	0.75	0.80
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Length	D		2.00 BSC	
Overall Width	E		3.00 BSC	
Exposed Pad Length	D2	1.20	-	1.60
Exposed Pad Width	E2	1.20	-	1.60
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.25	0.30	0.45
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-129B

8-Lead Plastic Dual Flat, No Lead Package (MN) - 2x3x0.75 mm Body [TDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units MILLIMETERS Dimension Limits MIN MAX NOM 0.50 BSC Contact Pitch Ε Optional Center Pad Width W2 1.46 Optional Center Pad Length T2 1.36 Contact Pad Spacing C1 3.00 Contact Pad Width (X8) X1 0.30 Contact Pad Length (X8) <u>Y1</u> 0.75 Distance Between Pads G 0.20

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2129A

6-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N	6		
Pitch	е	0.95 BSC		
Outside Lead Pitch	e1	1.90 BSC		
Overall Height	A	0.90	_	1.45
Molded Package Thickness	A2	0.89	_	1.30
Standoff	A1	0.00	_	0.15
Overall Width	E	2.20	_	3.20
Molded Package Width	E1	1.30	_	1.80
Overall Length	D	2.70	_	3.10
Foot Length	L	0.10	_	0.60
Footprint	L1	0.35	_	0.80
Foot Angle	ф	0°	_	30°
Lead Thickness	С	0.08	_	0.26
Lead Width	b	0.20	_	0.51

Notes:

- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-028B

REVISION HISTORY

Revision A (01/2009)

Original release.

24VL024/24VL025

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support
- · Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com