![Chipsmall logo]

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

MICROCHIP

25A512

512 Kbit SPI Bus Serial EEPROM

Device Selection Table

Part Number	Vcc Range	Page Size	Temp. Ranges	Packages
25A512	1.7-3.0V	128 Byte	I	SN, ST

Features:

- 10 MHz max. Clock Speed
- Byte and Page-level Write Operations
  - 128-byte page
  - 5 ms max.
  - No page or sector erase required
- Low-Power CMOS Technology
  - Max. Write Current: 5 mA at 3.0V, 10 MHz
  - Read Current: 10 mA at 3.0V, 10 MHz
  - Standby Current: 1μA at 2.5V (Deep power-down)
- Electronic Signature for Device ID
- Self-Timed Erase and Write cycles
  - Page Erase (5 ms, typical)
  - Sector Erase (10 ms/sector, typical)
  - Bulk Erase (10 ms, typical)
- Sector Write Protection (16K byte/sector)
  - Protect none, 1/4, 1/2 or all of array
- Built-In Write Protection
  - Power-on/off data protection circuitry
  - Write enable latch
  - Write-protect pin
- High Reliability
  - Endurance: 1 Million erase/write cycles
  - Data Retention: >200 years
  - ESD Protection: 4000V
- Temperature Ranges Supported;
  - Industrial (I): -40°C to +85°C
- Pb-free and RoHS Compliant

Pin Function Table

| Name	Function
$\overline{CS}$	Chip Select Input
SO	Serial Data Output
$\overline{WP}$	Write-Protect
Vss	Ground
SI	Serial Data Input
SCK	Serial Clock Input
$\overline{HOLD}$	Hold Input
Vcc	Supply Voltage

Description:

The Microchip Technology Inc. 25A512 is a 512 Kbit serial EEPROM memory with byte-level and page-level serial EEPROM functions. It also features Page, Sector and Chip erase functions typically associated with Flash-based products. These functions are not required for byte or page write operations. The memory is accessed via a simple Serial Peripheral Interface (SPI) compatible serial bus. The bus signals required are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled by a Chip Select ($\overline{CS}$) input.

Communication to the device can be paused via the hold pin ($\overline{HOLD}$). While the device is paused, transitions on its inputs will be ignored, with the exception of Chip Select, allowing the host to service higher priority interrupts.

The 25A512 is available in standard packages including 8-lead SOIC and TSSOP packages. All packages are Pb-free and RoHS compliant.

Package Types (not to scale)

SOIC/TSSOP
(SN, ST)

```
         _____
  CS  □ 1         8 □ Vcc
  SO  □ 2         7 □ HOLD
  WP  □ 3  25A512 6 □ SCK
  Vss □ 4         5 □ SI
         ‾‾‾‾‾‾‾‾‾‾‾
```

25A512

1.0   ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings [†]

V_{CC}..4.5V

All inputs and outputs w.r.t. V_{SS} .... -0.3V to V_{CC} +0.3V

Storage temperature ....-65°C to 150°C

Ambient temperature under bias...-40°C to 125°C

ESD protection on all pins...4 kV

> **†** NOTICE**:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for an extended period of time may affect device reliability.

TABLE 1-1:   DC CHARACTERISTICS

DC CHARACTERISTICS			Industrial (I):	T_A = -40°C to +85°C		V_{CC} = 1.7V to 3.0V	
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Test Conditions	
D001	V_{IH1}	High-level input voltage	.7 V_{CC}	V_{CC} +.3	V		
D002	V_{IL1}	Low-level input voltage	-0.3	0.3 V_{CC}	V	$V_{CC} \geq$ 2.7V	
D003	V_{IL2}		-0.3	0.2 V_{CC}	V	V_{CC} < 2.7V	
D004	V_{OL}	Low-level output voltage	—	0.4	V	I_{OL} = 2.1 mA, $V_{CC} \geq$ 1.8V	
D005	V_{OL}		—	0.2	V	I_{OL} = 1.0 mA, V_{CC} < 1.8V	
D006	V_{OH}	High-level output voltage	V_{CC} -0.2	—	V	I_{OH} = -400 μA	
D007	I_{LI}	Input leakage current	—	±1	μA	$\overline{CS}$ = V_{CC}, V_{IN} = V_{SS} TO V_{CC}	
D008	I_{LO}	Output leakage current	—	±1	μA	$\overline{CS}$ = V_{CC}, V_{OUT} = V_{SS} TO V_{CC}	
D009	C_{INT}	Internal capacitance (all inputs and outputs)	—	7	pF	T_A = 25°C, CLK = 1.0 MHz, V_{CC} = 3.0V **(Note)**	
D010	I_{CC} Read	Operating current	—	8	mA	V_{CC} = 3.0V; F_{CLK} = 10.0 MHz; SO = Open	
			—	5	mA	V_{CC} = 2.5V; F_{CLK} = 10.0 MHz; SO = Open	
D011	I_{CC} Write		—	6	mA	V_{CC} = 3.0V	
			—	5	mA	V_{CC} = 2.5V	
D012	I_{CCS}	Standby current	—	10	μA	$\overline{CS}$ = V_{CC} = 3.0V, Inputs tied to V_{CC} or V_{SS}, 85°C	
D13	I_{CCSPD}	Deep power-down current	—	1	μA	$\overline{CS}$ = V_{CC} = 2.5V, Inputs tied to V_{CC} or V_{SS}, 85°C	

Note: This parameter is periodically sampled and not 100% tested.

TABLE 1-2: AC CHARACTERISTICS

| AC CHARACTERISTICS			Industrial (I):		TA = -40°C to +85°C	VCC = 1.7V to 3.0V
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Conditions
1	FCLK	Clock frequency	— —	10 2	MHz MHz	2.0V ≤ VCC < 3.0V 1.7V ≤ VCC < 2.0V
2	TCSS	CS setup time	50 250	— —	ns ns	2.0V ≤ VCC < 3.0V 1.7V ≤ VCC < 2.0V
3	TCSH	CS hold time	100 500	— —	ns ns	2.0V ≤ VCC < 3.0V**(Note 3)** 1.7V ≤ VCC < 2.0V**(Note 3)**
4	TCSD	CS disable time	50	—	ns	—
5	Tsu	Data setup time	10 50	— —	ns ns	2.0V ≤ VCC < 3.0V 1.7V ≤ VCC < 2.0V
6	THD	Data hold time	20 100	— —	ns ns	2.0V ≤ VCC < 3.0V 1.7V ≤ VCC < 2.0V
7	TR	CLK rise time	—	20	ns	**(Note 1)**
8	TF	CLK fall time	—	20	ns	**(Note 1)**
9	THI	Clock high time	50 250	— —	ns ns	2.0V ≤ VCC < 3.0V 1.7V ≤ VCC < 2.0V
10	TLO	Clock low time	50 250	— —	ns ns	2.0V ≤ VCC < 3.0V 1.7V ≤ VCC < 2.0V
11	TCLD	Clock delay time	50	—	ns	—
12	TCLE	Clock enable time	50	—	ns	—
13	Tv	Output valid from clock low	— —	50 250	ns ns	2.0V ≤ VCC < 3.0V 1.7V ≤ VCC < 2.0V
14	THO	Output hold time	0	—	ns	**(Note 1)**
15	TDIS	Output disable time	— —	50 250	ns ns	2.0V ≤ VCC < 3.0V**(Note 1)** 1.7V ≤ VCC < 2.0V**(Note 1)**
16	THS	HOLD setup time	20 100	— —	ns ns	2.0V ≤ VCC < 3.0V 1.7V ≤ VCC < 2.0V
17	THH	HOLD hold time	20 100	— —	ns ns	2.0V ≤ VCC < 3.0V 1.7V ≤ VCC < 2.0V
18	THZ	HOLD low to output High-Z	30 150	— —	ns ns	2.0V ≤ VCC < 3.0V**(Note 1)** 1.7V ≤ VCC < 2.0V**(Note 1)**
19	THV	HOLD high to output valid	30 150	— —	ns ns	2.0V ≤ VCC < 3.0V 1.7V ≤ VCC < 2.0V
20	TREL	CS High to Standby mode	—	100	µs	
21	TPD	CS High to Deep power-down	—	100	µs	
22	TCE	Chip erase cycle time	—	10	ms	
23	TSE	Sector erase cycle time	—	10	ms	
24	TWC	Internal write cycle time	—	5	ms	Page mode and Page Erase

Note 1: This parameter is periodically sampled and not 100% tested.

2: This parameter is not tested but established by characterization and qualification. For endurance estimates in a specific application, please consult the Total Endurance™ Model which can be obtained from Microchip's web site at www.microchip.com.

3: Includes THI time.

---

25A512

TABLE 1-2: **AC CHARACTERISTICS (CONTINUED)**

AC CHARACTERISTICS			Industrial (I):	T_A = -40°C to +85°C			V_{CC} = 1.7V to 3.0V
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Conditions	
25	—	Endurance	1M	—	E/W Cycles	Page Mode, 25°C, Vcc = 3.0V **(Note 2)**	

Note 1: This parameter is periodically sampled and not 100% tested.

2: This parameter is not tested but established by characterization and qualification. For endurance estimates in a specific application, please consult the Total Endurance™ Model which can be obtained from Microchip's web site at www.microchip.com.

3: Includes T_{HI} time.

Preliminary

25A512

TABLE 1-3: AC TEST CONDITIONS

AC Waveform:	
$V_{LO} = 0.2V$	—
$V_{HI} = V_{CC} - 0.2V$	—
$C_L = 30$ pF	—
Timing Measurement Reference Level	
Input	0.5 V_{CC}
Output	0.5 V_{CC}

FIGURE 1-1: HOLD TIMING

FIGURE 1-2: SERIAL INPUT TIMING

25A512

FIGURE 1-3: **SERIAL OUTPUT TIMING**

Preliminary

2.0   FUNCTIONAL DESCRIPTION

2.1   Principles of Operation

The 25A512 is a 65,536 byte Serial EEPROM designed to interface directly with the Serial Peripheral Interface (SPI) port of many of today's popular microcontroller families, including Microchip's PIC® microcontrollers. It may also interface with microcontrollers that do not have a built-in SPI port by using discrete I/O lines programmed properly in firmware to match the SPI protocol.

The 25A512 contains an 8-bit instruction register. The device is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The $\overline{CS}$ pin must be low and the $\overline{HOLD}$ pin must be high for the entire operation.

Table 2-1 contains a list of the possible instruction bytes and format for device operation. All instructions, addresses, and data are transferred MSB first, LSB last.

Data (SI) is sampled on the first rising edge of SCK after $\overline{CS}$ goes low. If the clock line is shared with other peripheral devices on the SPI bus, the user can assert the $\overline{HOLD}$ input and place the 25A512 in 'HOLD' mode. After releasing the $\overline{HOLD}$ pin, operation will resume from the point when the $\overline{HOLD}$ was asserted.

BLOCK DIAGRAM

TABLE 2-1:   INSTRUCTION SET

Instruction Name	Instruction Format	Description
READ	0000 0011	Read data from memory array beginning at selected address
WRITE	0000 0010	Write data to memory array beginning at selected address
WREN	0000 0110	Set the write enable latch (enable write operations)
WRDI	0000 0100	Reset the write enable latch (disable write operations)
RDSR	0000 0101	Read STATUS register
WRSR	0000 0001	Write STATUS register
PE	0100 0010	Page Erase – erase one page in memory array
SE	1101 1000	Sector Erase – erase one sector in memory array
CE	1100 0111	Chip Erase – erase all sectors in memory array
RDID	1010 1011	Release from Deep power-down and read electronic signature
DPD	1011 1001	Deep Power-Down mode

25A512

## Read Sequence

The device is selected by pulling $\overline{CS}$ low. The 8-bit `READ` instruction is transmitted to the 25A512 followed by the 16-bit address. After the correct `READ` instruction and address are sent, the data stored in the memory at the selected address is shifted out on the SO pin. The data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses.

The internal Address Pointer is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached (FFFFh), the address counter rolls over to address 0000h allowing the read cycle to be continued indefinitely. The `READ` instruction is terminated by raising the $\overline{CS}$ pin (Figure 2-1).

FIGURE 2-1:   READ SEQUENCE

Preliminary   © 2010-2011 Microchip Technology Inc.

2.2   Write Sequence

Prior to any attempt to write data to the 25A512, the write enable latch must be set by issuing the WREN instruction (Figure 2-4). This is done by setting $\overline{CS}$ low and then clocking out the proper instruction into the 25A512. After all eight bits of the instruction are transmitted, the $\overline{CS}$ must be brought high to set the write enable latch. If the write operation is initiated immediately after the WREN instruction without $\overline{CS}$ being brought high, the data will not be written to the array because the write enable latch will not have been properly set.

A write sequence includes an automatic, self timed erase cycle. It is not required to erase any portion of the memory prior to issuing a WRITE instruction.

Once the write enable latch is set, the user may proceed by setting the $\overline{CS}$ low, issuing a WRITE instruction, followed by the 16-bit address, and then the data to be written. Up to 128 bytes of data can be sent to the device before a write cycle is necessary. The only restriction is that all of the bytes must reside in the same page.

Note:	When doing a write of less than 128 bytes the data in the rest of the page is refreshed along with the data bytes being written. This will force the entire page to endure a write cycle, for this reason endurance is specified per page.

Note:	Page write operations are limited to writing bytes within a single physical page, **regardless** of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size'), and end at addresses that are integer multiples of page size – 1. If a Page Write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page as might be expected. It is therefore necessary for the application software to prevent page write operations that would attempt to cross a page boundary.

For the data to be actually written to the array, the $\overline{CS}$ must be brought high after the Least Significant bit (D0) of the n^{th} data byte has been clocked in. If $\overline{CS}$ is brought high at any other time, the write operation will not be completed. Refer to Figure 2-2 and Figure 2-3 for more detailed illustrations on the byte write sequence and the page write sequence, respectively. While the write is in progress, the STATUS register may be read to check the status of the WPEN, WIP, WEL, BP1 and BP0 bits (Figure 2-6). A read attempt of a memory array location will not be possible during a write cycle. When the write cycle is completed, the write enable latch is reset.

FIGURE 2-2:   BYTE WRITE SEQUENCE

25A512

FIGURE 2-3: PAGE WRITE SEQUENCE

**Preliminary**   © 2010-2011 Microchip Technology Inc.

2.3 Write Enable (`WREN`) and Write Disable (`WRDI`)

The 25A512 contains a write enable latch. See Table 2-4 for the Write-Protect Functionality Matrix. This latch must be set before any write operation will be completed internally. The `WREN` instruction will set the latch, and the `WRDI` will reset the latch.

The following is a list of conditions under which the write enable latch will be reset:

• Power-up/BOR
• `WRDI` instruction successfully executed
• `WRSR` instruction successfully executed
• `WRITE` instruction successfully executed
• `PE` instruction successfully executed
• `SE` instruction successfully executed
• `CE` instruction successfully executed

FIGURE 2-4: WRITE ENABLE SEQUENCE (`WREN`)

FIGURE 2-5: WRITE DISABLE SEQUENCE (`WRDI`)

25A512

2.4 Read Status Register Instruction (RDSR)

The Read Status Register instruction (RDSR) provides access to the STATUS register. The STATUS register may be read at any time, even during a write cycle. The STATUS register is formatted as follows:

TABLE 2-2: STATUS REGISTER

7	6	5	4	3	2	1	0
W/R	–	–	–	W/R	W/R	R	R
WPEN	X	X	X	BP1	BP0	WEL	WIP
W/R = writable/readable. R = read-only.							

The **Write-In-Process (WIP)** bit indicates whether the 25A512 is busy with a write operation. When set to a '1', a write is in progress, when set to a '0', no write is in progress. This bit is read-only.

The **Write Enable Latch (WEL)** bit indicates the status of the write enable latch and is read-only. When set to a '1', the latch allows writes to the array, when set to a '0', the latch prohibits writes to the array. The state of this bit can always be updated via the WREN or WRDI commands regardless of the state of write protection on the STATUS register. These commands are shown in Figure 2-4 and Figure 2-5.

The **Block Protection (BP0 and BP1)** bits indicate which blocks are currently write-protected. These bits are set by the user issuing the WRSR instruction. These bits are nonvolatile, and are shown in Table 2-3.

See Figure 2-6 for the RDSR timing sequence.

FIGURE 2-6: READ STATUS REGISTER TIMING SEQUENCE (RDSR)

Preliminary

2.5 Write Status Register Instruction (`WRSR`)

The Write Status Register instruction (`WRSR`) allows the user to write to the nonvolatile bits in the STATUS register as shown in Table 2-2. The user is able to select one of four levels of protection for the array by writing to the appropriate bits in the STATUS register. The array is divided up into four segments. The user has the ability to write-protect none, one, two or all four of the segments of the array. The partitioning is controlled as shown in Table 2-3.

The Write-Protect Enable (WPEN) bit is a nonvolatile bit that is available as an enable bit for the $\overline{WP}$ pin. The Write-Protect ($\overline{WP}$) pin and the Write-Protect Enable (WPEN) bit in the STATUS register control the programmable hardware write-protect feature. Hardware write protection is enabled when $\overline{WP}$ pin is low and the WPEN bit is high. Hardware write protection is disabled when either the $\overline{WP}$ pin is high or the WPEN bit is low. When the chip is hardware write-protected, only writes to nonvolatile bits in the STATUS register are disabled. See Table 2-4 for a matrix of functionality on the WPEN bit.

See Figure 2-7 for the `WRSR` timing sequence.

TABLE 2-3: ARRAY PROTECTION

BP1	BP0	Array Addresses Write-Protected	Array Addresses Unprotected
0	0	none	All (Sectors 0, 1, 2 and 3) (0000h-FFFFh)
0	1	Upper 1/4 (Sector 3) (C000h-FFFFh)	Lower 3/4 (Sectors 0, 1 and 2) (0000h-BFFFh)
1	0	Upper 1/2 (Sectors 2 and 3) (8000h-FFFFh)	Lower 1/2 (Sectors 0 and 1) (0000h-7FFFh)
1	1	All (Sectors 0, 1, 2 and 3) (0000h-FFFFh)	none

FIGURE 2-7: WRITE STATUS REGISTER TIMING SEQUENCE (`WRSR`)

25A512

2.6 Data Protection

The following protection has been implemented to prevent inadvertent writes to the array:

• The write enable latch is reset on power-up
• A write enable instruction must be issued to set the write enable latch
• After a byte write, page write or STATUS register write, the write enable latch is reset
• $\overline{CS}$ must be set high after the proper number of clock cycles to start an internal write cycle
• Access to the array during an internal write cycle is ignored and programming is continued

2.7 Power-On State

The 25A512 powers on in the following state:

• The device is in low-power Standby mode ($\overline{CS}$ = 1)
• The write enable latch is reset
• SO is in high-impedance state
• A high-to-low-level transition on $\overline{CS}$ is required to enter active state

TABLE 2-4: WRITE-PROTECT FUNCTIONALITY MATRIX

| WEL (SR bit 1)	WPEN (SR bit 7)	$\overline{WP}$ (pin 3)	Protected Blocks	Unprotected Blocks	STATUS Register
0	x	x	Protected	Protected	Protected
1	0	x	Protected	Writable	Writable
1	1	0 (low)	Protected	Writable	Protected
1	1	1 (high)	Protected	Writable	Writable

x = don't care

2.8 PAGE ERASE

The PAGE ERASE instruction will erase all bits (FFh) inside the given page. A Write Enable (WREN) instruction must be given prior to attempting a PAGE ERASE. This is done by setting $\overline{CS}$ low and then clocking out the proper instruction into the 25A512. After all eight bits of the instruction are transmitted, the $\overline{CS}$ must be brought high to set the write enable latch.

The PAGE ERASE instruction is entered by driving $\overline{CS}$ low, followed by the instruction code (Figure 2-8) and two address bytes. Any address inside the page to be erased is a valid address.

$\overline{CS}$ must then be driven high after the last bit of the address or the PAGE ERASE will not execute. Once the $\overline{CS}$ is driven high the self-timed PAGE ERASE cycle is started. The WIP bit in the STATUS register can be read to determine when the PAGE ERASE cycle is complete.

If a PAGE ERASE instruction is given to an address that has been protected by the Block Protect bits (BP0, BP1) then the sequence will be aborted and no erase will occur.

FIGURE 2-8:   PAGE ERASE SEQUENCE

25A512

2.9 SECTOR ERASE

The `SECTOR ERASE` instruction will erase all bits (FFh) inside the given sector. A Write Enable (`WREN`) instruction must be given prior to attempting a `SECTOR ERASE`. This is done by setting $\overline{CS}$ low and then clocking out the proper instruction into the 25A512. After all eight bits of the instruction are transmitted, the $\overline{CS}$ must be brought high to set the write enable latch.

The `SECTOR ERASE` instruction is entered by driving $\overline{CS}$ low, followed by the instruction code (Figure 2-9) and two address bytes. Any address inside the sector to be erased is a valid address.

$\overline{CS}$ must then be driven high after the last bit of the address or the `SECTOR ERASE` will not execute. Once the $\overline{CS}$ is driven high the self-timed `SECTOR ERASE` cycle is started. The WIP bit in the STATUS register can be read to determine when the `SECTOR ERASE` cycle is complete.

If a `SECTOR ERASE` instruction is given to an address that has been protected by the Block Protect bits (BP0, BP1) then the sequence will be aborted and no erase will occur.

See Table 2-3 for Sector Addressing.

FIGURE 2-9: **SECTOR ERASE SEQUENCE**


Preliminary

25A512

2.10 CHIP ERASE

The CHIP ERASE instruction will erase all bits (FFh) in the array. A Write Enable (WREN) instruction must be given prior to executing a CHIP ERASE. This is done by setting CS̅ low and then clocking out the proper instruction into the 25A512. After all eight bits of the instruction are transmitted, the CS̅ must be brought high to set the write enable latch.

The CHIP ERASE instruction is entered by driving the CS̅ low, followed by the instruction code (Figure 2-10) onto the SI line.

The CS̅ pin must be driven high after the eighth bit of the instruction code has been given or the CHIP ERASE instruction will not be executed. Once the CS̅ pin is driven high the self-timed CHIP ERASE instruction begins. While the device is executing the CHIP ERASE instruction the WIP bit in the STATUS register can be read to determine when the CHIP ERASE instruction is complete.

The CHIP ERASE instruction is ignored if either of the Block Protect bits (BP0, BP1) are not 0, meaning ¼, ½, or all of the array is protected.

FIGURE 2-10:   CHIP ERASE SEQUENCE

25A512

2.11 DEEP POWER-DOWN MODE

Deep Power-Down mode of the 25A512 is its lowest power consumption state. The device will not respond to any of the Read or Write commands while in Deep Power-Down mode, and therefore it can be used as an additional software write protection feature.

The Deep Power-Down mode is entered by driving $\overline{CS}$ low, followed by the instruction code (Figure 2-11) onto the SI line, followed by driving $\overline{CS}$ high.

If the $\overline{CS}$ pin is not driven high after the eighth bit of the instruction code has been given, the device will not execute Deep power-down. Once the $\overline{CS}$ line is driven high there is a delay (T_{DP}) before the current settles to its lowest consumption.

All instructions given during Deep Power-Down mode are ignored except the Read Electronic Signature command (RDID). The RDID command will release the device from Deep power-down and outputs the electronic signature on the SO pin, and then returns the device to Standby mode after delay (T_{REL})

Deep Power-Down mode automatically releases at device power-down. Once power is restored to the device it will power-up in the Standby mode.

FIGURE 2-11:   DEEP POWER-DOWN SEQUENCE


Preliminary

2.12 RELEASE FROM DEEP POWER-DOWN AND READ ELECTRONIC SIGNATURE

Once the device has entered Deep Power-Down mode all instructions are ignored except the Release from Deep Power-down and Read Electronic Signature command. This command can also be used when the device is not in Deep power-down to read the electronic signature out on the SO pin unless another command is being executed such as Erase, Program or Write Status Register.

Release from Deep Power-Down mode and Read Electronic Signature is entered by driving $\overline{CS}$ low, followed by the RDID instruction code (Figure 2-12) and then a dummy address of 16 bits (A15-A0). After the last bit of the dummy address is clock in, the 8-bit Electronic Signature is clocked out on the SO pin.

After the signature has been read out at least once, the sequence can be terminated by driving $\overline{CS}$ high. The device will then return to Standby mode and will wait to be selected so it can be given new instructions. If additional clock cycles are sent after the electronic signature has been read once, it will continue to output the signature on the SO line until the sequence is terminated.

FIGURE 2-12: RELEASE FROM DEEP POWER-DOWN AND READ ELECTRONIC SIGNATURE

Driving $\overline{CS}$ high after the 8-bit RDID command but before the Electronic Signature has been transmitted will still ensure the device will be taken out of Deep Power-Down mode. However, there is a delay T_{REL} that occurs before the device returns to Standby mode (I_{CCS}), as shown in Figure 2-13.

FIGURE 2-13: RELEASE FROM DEEP POWER-DOWN

25A512

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

Name	Pin Number	Function
$\overline{CS}$	1	Chip Select Input
SO	2	Serial Data Output
$\overline{WP}$	3	Write-Protect Pin
Vss	4	Ground
SI	5	Serial Data Input
SCK	6	Serial Clock Input
$\overline{HOLD}$	7	Hold Input
Vcc	8	Supply Voltage

3.1 Chip Select ($\overline{CS}$)

A low level on this pin selects the device. A high level deselects the device and forces it into Standby mode. However, a programming cycle which is already initiated or in progress will be completed, regardless of the $\overline{CS}$ input signal. If $\overline{CS}$ is brought high during a program cycle, the device will go into Standby mode as soon as the programming cycle is complete. When the device is deselected, SO goes to the high-impedance state, allowing multiple parts to share the same SPI bus. A low-to-high transition on $\overline{CS}$ after a valid write sequence initiates an internal write cycle. After power-up, a low level on $\overline{CS}$ is required prior to any sequence being initiated.

3.2 Serial Output (SO)

The SO pin is used to transfer data out of the 25A512. During a read cycle, data is shifted out on this pin after the falling edge of the serial clock.

3.3 Write-Protect ($\overline{WP}$)

This pin is used in conjunction with the WPEN bit in the STATUS register to prohibit writes to the nonvolatile bits in the STATUS register. When $\overline{WP}$ is low and WPEN is high, writing to the nonvolatile bits in the STATUS register is disabled. All other operations function normally. When $\overline{WP}$ is high, all functions, including writes to the nonvolatile bits in the STATUS register, operate normally. If the WPEN bit is set, $\overline{WP}$ low during a STATUS register write sequence will disable writing to the STATUS register. If an internal write cycle has already begun, $\overline{WP}$ going low will have no effect on the write.

The $\overline{WP}$ pin function is blocked when the WPEN bit in the STATUS register is low. This allows the user to install the 25A512 in a system with $\overline{WP}$ pin grounded and still be able to write to the STATUS register. The $\overline{WP}$ pin functions will be enabled when the WPEN bit is set high.

3.4 Serial Input (SI)

The SI pin is used to transfer data into the device. It receives instructions, addresses and data. Data is latched on the rising edge of the serial clock.

3.5 Serial Clock (SCK)

The SCK is used to synchronize the communication between a master and the 25A512. Instructions, addresses or data present on the SI pin are latched on the rising edge of the clock input, while data on the SO pin is updated after the falling edge of the clock input.

3.6 Hold ($\overline{HOLD}$)

The $\overline{HOLD}$ pin is used to suspend transmission to the 25A512 while in the middle of a serial sequence without having to re-transmit the entire sequence over again. It must be held high any time this function is not being used. Once the device is selected and a serial sequence is underway, the $\overline{HOLD}$ pin may be pulled low to pause further serial communication without resetting the serial sequence.

The $\overline{HOLD}$ pin should be brought low while SCK is low, otherwise the $\overline{HOLD}$ function will not be invoked until the next SCK high-to-low transition. The 25A512 must remain selected during this sequence. The SI and SCK levels are "don't cares" during the time the device is paused and any transitions on these pins will be ignored. To resume serial communication, $\overline{HOLD}$ should be brought high while the SCK pin is low, otherwise serial communication will not be resumed until the next SCK high-to-low transition.

The SO line will tri-state immediately upon a high-to-low transition of the $\overline{HOLD}$ pin, and will begin outputting again immediately upon a subsequent low-to-high transition of the $\overline{HOLD}$ pin, independent of the state of SCK.

Preliminary

4.0   PACKAGING INFORMATION

4.1   Package Marking Information

8-Lead SOIC

```
XXXXXXXT
XXXXYYWW
   NNN
```

Example:

```
25A512I
SN    0728
     1L7
```

8-Lead TSSOP

```
  XXXX
  TYWW
  NNN
```

Example:

```
  5BF
  I728
  IL7
```

**Legend:** XX...X   Part number or part number code
            T   Temperature (I)
            Y   Year code (last digit of calendar year)
            YY   Year code (last 2 digits of calendar year)
            WW   Week code (week of January 1 is week '01')
            NNN   Alphanumeric traceability code (2 characters for small packages)
            (e3)   Pb-free JEDEC designator for Matte Tin (Sn)

Note: For very small packages with no room for the Pb-free JEDEC designator
            (e3), the marking will only appear on the outer carton or reel label.

Note: In the event the full Microchip part number cannot be marked on one line, it will
            be carried over to the next line, thus limiting the number of available
            characters for customer-specific information.

**8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]**

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

TOP VIEW

SIDE VIEW

VIEW A-A

Microchip Technology Drawing No. C04-057C Sheet 1 of 2

Preliminary   © 2010-2011 Microchip Technology Inc.

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

> **Note:** For the most current package drawings, please see the Microchip Packaging Specification located at
> http://www.microchip.com/packaging

|	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		8	
Pitch	e		1.27 BSC	
Overall Height	A	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E		6.00 BSC	
Molded Package Width	E1		3.90 BSC	
Overall Length	D		4.90 BSC	
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Foot Angle	φ	0°	-	8°
Lead Thickness	c	0.17	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or
   protrusions shall not exceed 0.15mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M

    BSC: Basic Dimension. Theoretically exact value shown without tolerances.
    REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

25A512

8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

RECOMMENDED LAND PATTERN

|	Units	MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	C		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:
1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

8-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		8	
Pitch	e		0.65 BSC	
Overall Height	A	–	–	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	–	0.15
Overall Width	E		6.40 BSC	
Molded Package Width	E1	4.30	4.40	4.50
Molded Package Length	D	2.90	3.00	3.10
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	φ	0°	–	8°
Lead Thickness	c	0.09	–	0.20
Lead Width	b	0.19	–	0.30

Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M.
    BSC: Basic Dimension. Theoretically exact value shown without tolerances.
    REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086B