imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





25AA020A/25LC020A

2K SPI Bus Serial EEPROM

Device Selection Table

Part Number	Vcc Range	Page Size	Temp. Ranges	Packages
25AA020A	1.8-5.5V	16 Bytes	I	P, MS, SN, ST, MN, MC, OT
25LC020A	2.5-5.5V	16 Bytes	I, E	P, MS, SN, ST, MN, MC, OT

Features:

- 10 MHz max. Clock Frequency
- Low-Power CMOS Technology:
 - Max. Write Current: 5 mA at 5.5V, 10 MHz
 - Read Current: 5 mA at 5.5V, 10 MHz
- Standby Current: 5 µA at 5.5V
- 256 x 8-bit Organization
- Write Page mode (up to 16 bytes)
- · Sequential Read
- Self-Timed Erase and Write Cycles (5 ms max.)
- Block Write Protection:
 - Protect none, 1/4, 1/2 or all of array
- Built-in Write Protection:
 - Power-on/off data protection circuitry
 - Write enable latch
 - Write-protect pin
- · High Reliability:
 - Endurance: 1,000,000 Erase/Write cycles
 - Data retention: >200 years
 - ESD protection: >4000V
- Temperature Ranges Supported:
 - Industrial (I): -40°C to +85°C
 - Automotive (E): -40°C to +125°C
- Pb-Free and RoHS Compliant

Pin Function Table

Name	Function	
CS	Chip Select Input	
SO	Serial Data Output	
WP	Write-Protect	
Vss	Ground	
SI	Serial Data Input	
SCK	Serial Clock Input	
HOLD	Hold Input	
Vcc	Supply Voltage	


Description:

The Microchip Technology Inc. $25XX020A^*$ is a 2 Kbit Serial Electrically Erasable Programmable Read-Only Memory (EEPROM). The memory is accessed via a simple Serial Peripheral Interface (SPI) compatible serial bus. The bus signals required are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a Chip Select (\overline{CS}) input.

Communication to the device can be paused via the hold pin (HOLD). While the device is paused, transitions on its inputs will be ignored, with the exception of Chip Select, allowing the host to service higher priority interrupts.

The 25XX020A is available in standard packages including 8-lead PDIP and SOIC, and advanced packages including 8-lead MSOP, 8-lead TSSOP and rotated TSSOP, 8-lead 2x3 DFN and TDFN, and 6-lead SOT-23.

Package Types (not to scale)



*25XX020A is used in this document as a generic part number for the 25AA020A and the 25LC020A.

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

Vcc	6.5V
All inputs and outputs w.r.t. Vss	-0.6V to Vcc +1.0V
Storage temperature	65°C to 150°C
Ambient temperature under bias	40°C to 125°C
ESD protection on all pins	

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for an extended period of time may affect device reliability.

DC CHARACTERISTICS			Industrial (I): $TA = -40^{\circ}C$ to $+85^{\circ}C$ $Vcc = 1.8V$ to $5.5V$ Automotive (E): $TA = -40^{\circ}C$ to $+125^{\circ}C$ $Vcc = 2.5V$ to $5.5V$			
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Test Conditions
D001	VIH1	High-level Input Voltage	0.7 Vcc	Vcc +1	V	
D002	VIL1	Low-level Input	-0.3	0.3 Vcc	V	Vcc ≥ 2.7V (Note 1)
D003	VIL2	Voltage	-0.3	0.2 Vcc	V	Vcc < 2.7V (Note 1)
D004	Vol	Low-level Output	_	0.4	V	IOL = 2.1 mA
D005	Vol	Voltage	_	0.2	V	IOL = 1.0 mA, VCC < 2.5V
D006	Vон	High-level Output Voltage	Vcc -0.5	_	V	ΙΟΗ = -400 μΑ
D007	ILI	Input Leakage Current	—	±1	μΑ	CS = Vcc, Vin = Vss or Vcc
D008	Ilo	Output Leakage Current	—	±1	μΑ	CS = Vcc, Vout = Vss or Vcc
D009	CINT	Internal Capacitance (all inputs and outputs)	_	7	pF	TA = 25°C, CLK = 1.0 MHz, Vcc = 5.0V (Note 1)
D010	Icc Read		—	5	mA	Vcc = 5.5V; FcLk = 10.0 MHz; SO = Open
		Operating Current	_	2.5	mA	Vcc = 2.5V; FcLк = 5.0 MHz; SO = Open
D011	Icc Write		—	5	mA	Vcc = 5.5V
			—	3	mA	Vcc = 2.5V
D012	Iccs	Standby Current	_	5	μA	\overline{CS} = Vcc = 5.5V, Inputs tied to Vcc or Vss, TA = +125°C
			_	1	μA	\overline{CS} = Vcc = 2.5V, Inputs tied to Vcc or Vss, TA = +85°C

TABLE 1-1: DC CHARACTERISTICS

Note: This parameter is periodically sampled and not 100% tested.

		Industrial (I) Automotive			o +85°C Vcc = 1.8V to 5.5V to +125°C Vcc = 2.5V to 5.5V	
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Test Conditions
1	Fclk	Clock Frequency		10 5 3	MHz MHz MHz	$\begin{array}{l} 4.5V \leq VCC < 5.5V \\ 2.5V \leq VCC < 4.5V \\ 1.8V \leq VCC < 2.5V \end{array}$
2	Tcss	CS Setup Time	50 100 150		ns ns ns	$4.5V \le VCC < 5.5V$ $2.5V \le VCC < 4.5V$ $1.8V \le VCC < 2.5V$
3	Тсѕн	CS Hold Time	100 200 250		ns ns ns	$4.5V \le VCC < 5.5V$ $2.5V \le VCC < 4.5V$ $1.8V \le VCC < 2.5V$
4	TCSD	CS Disable Time	50	_	ns	_
5	Tsu	Data Setup Time	10 20 30		ns ns ns	$4.5V \le VCC < 5.5V$ $2.5V \le VCC < 4.5V$ $1.8V \le VCC < 2.5V$
6	Тно	Data Hold Time	20 40 50		ns ns ns	$4.5V \le VCC < 5.5V$ $2.5V \le VCC < 4.5V$ $1.8V \le VCC < 2.5V$
7	TR	CLK Rise Time	_	100	ns	(Note 1)
8	TF	CLK Fall Time	_	100	ns	(Note 1)
9	Тні	Clock High Time	50 100 150		ns ns ns	$4.5V \le VCC < 5.5V$ $2.5V \le VCC < 4.5V$ $1.8V \le VCC < 2.5V$
10	Tlo	Clock Low Time	50 100 150		ns ns ns	$\begin{array}{l} 4.5V \leq VCC < 5.5V \\ 2.5V \leq VCC < 4.5V \\ 1.8V \leq VCC < 2.5V \end{array}$
11	TCLD	Clock Delay Time	50	—	ns	—
12	TCLE	Clock Enable Time	50	—	ns	—
13	Τv	Output Valid from Clock Low		50 100 160	ns ns ns	$\begin{array}{l} 4.5V \leq VCC < 5.5V \\ 2.5V \leq VCC < 4.5V \\ 1.8V \leq VCC < 2.5V \end{array}$
14	Тно	Output Hold Time	0	_	ns	(Note 1)
15	TDIS	Output Disable Time	- - -	40 80 160	ns ns ns	$\begin{array}{l} 4.5V \leq VCC < 5.5V \text{ (Note 1)} \\ 2.5V \leq VCC < 4.5V \text{ (Note 1)} \\ 1.8V \leq VCC < 2.5V \text{ (Note 1)} \end{array}$
16	Тнѕ	HOLD Setup Time	20 40 80		ns ns ns	$\begin{array}{l} 4.5V \leq VCC < 5.5V \\ 2.5V \leq VCC < 4.5V \\ 1.8V \leq VCC < 2.5V \end{array}$

TABLE 1-2: AC CHARACTERISTICS

Note 1: This parameter is periodically sampled and not 100% tested.

- 2: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance[™] Model which can be obtained from Microchip's web site at www.Microchip.com.
- **3:** Twc begins on the rising edge of \overline{CS} after a valid write sequence and ends when the internal write cycle is complete.

AC CHARACTERISTICS		Industrial (I):TA = -40°C to +85°CVcc = 1.8V to 5.5VAutomotive (E):TA = -40°C to +125°CVcc = 2.5V to 5.5V				
Param. No.	Sym Characteristic		Min.	Max.	Units	Test Conditions
17	Тнн	HOLD Hold Time	20 40 80		ns ns ns	$\begin{array}{l} 4.5V \leq VCC < 5.5V \\ 2.5V \leq VCC < 4.5V \\ 1.8V \leq VCC < 2.5V \end{array}$
18	Тнz	HOLD Low to Output High-Z	30 60 160		ns ns ns	4.5V ≤ VCC < 5.5V (Note 1) 2.5V ≤ VCC < 4.5V (Note 1) 1.8V ≤ VCC < 2.5V (Note 1)
19	Тн∨	HOLD High to Output Valid	30 60 160		ns ns ns	$4.5V \le VCC < 5.5V$ $2.5V \le VCC < 4.5V$ $1.8V \le VCC < 2.5V$
20	Twc	Internal Write Cycle Time (byte or page)		5	ms	(Note 3)
21	—	Endurance	1M		E/W Cycles	25°C, Vcc = 5.5V (Note 2)

TABLE 1-2: AC CHARACTERISTICS (CONTINUED)

Note 1: This parameter is periodically sampled and not 100% tested.

- 2: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance[™] Model which can be obtained from Microchip's web site at www.Microchip.com.
- **3:** Twc begins on the rising edge of \overline{CS} after a valid write sequence and ends when the internal write cycle is complete.

TABLE 1-3: AC TEST CONDITIONS

AC Waveform:				
VLO = 0.2V	—			
VHI = VCC - 0.2V	(Note 1)			
VHI = 4.0V	(Note 2)			
CL = 100 pF	—			
Timing Measurement Reference Level				
Input	0.5 Vcc			
Output	0.5 Vcc			

Note 1: For VCC \leq 4.0V

2: For VCC > 4.0V








FIGURE 1-2: SERIAL INPUT TIMING







2.0 FUNCTIONAL DESCRIPTION

2.1 Principles of Operation

The 25XX020A is a 256-byte Serial EEPROM designed to interface directly with the Serial Peripheral Interface (SPI) port of many of today's popular microcontroller families, including Microchip's PIC[®] microcontrollers. It may also interface with microcontrollers that do not have a built-in SPI port by using discrete I/O lines programmed properly in software to match the SPI protocol.

The 25XX020A contains an 8-bit instruction register. The device is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The \overline{CS} pin must be low and the HOLD pin must be high for the entire operation.

Table 2-1 contains a list of the possible instruction bytes and format for device operation. All instructions, addresses, and data are transferred MSb first, LSb last.

Data <u>(SI)</u> is sampled on the first rising edge of SCK after CS goes low. If the clock line is shared with other peripheral devices on the SPI bus, the user can assert the HOLD input and place the 25XX020A in 'HOLD' mode. After releasing the HOLD pin, operation will resume from the point when the HOLD was asserted.

2.2 Read Sequence

The device is selected by pulling \overline{CS} low. The 8-bit READ instruction is transmitted to the 25XX020A followed by an 8-bit address. See Figure 2-1 for more details.

After the correct READ instruction and address are sent, the data stored in the memory at the selected address is shifted out on the SO pin. Data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses to the slave. The internal Address Pointer automatically increments to the next higher address after each byte of data is shifted out. When the highest address is reached (FFh), the address counter rolls over to address 00h allowing the read cycle to be continued indefinitely. The read operation is terminated by raising the CS pin (Figure 2-1).

2.3 Write Sequence

Prior to any attempt to write data to the 25XX020A, the write enable latch must be set by issuing the WREN instruction (Figure 2-4). This is done by setting \overline{CS} low and then clocking out the proper instruction into the 25XX020A. After all eight bits of the instruction are transmitted, \overline{CS} must be driven high to set the write enable latch. If the write operation is initiated immediately after the WREN instruction without \overline{CS} driven high, data will not be written to the array since the write enable latch was not properly set.

After setting the write enable latch, the user may proceed by driving \overline{CS} low, issuing a WRITE instruction, followed by the remainder of the address, and then the data to be written. Up to 16 bytes of data can be sent to the device before a write cycle is necessary. The only restriction is that all of the bytes must reside in the same page. Additionally, a page address begins with XXXX 0000 and ends with XXXX 1111. If the internal address counter reaches XXXX 1111 and clock signals continue to be applied to the chip, the address counter will roll back to the first address of the page and overwrite any data that previously existed in those locations.

Note: Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and, end at addresses that are integer multiples of page size – 1. If a Page Write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page as might be expected. It is therefore necessary for the application software to prevent page write operations that would attempt to cross a page boundary.

For the data to be actually written to the array, the \overline{CS} must be brought high after the Least Significant bit (D0) of the n^{th} data byte has been clocked in. If \overline{CS} is driven high at any other time, the write operation will not be completed. Refer to Figure 2-2 and Figure 2-3 for more detailed illustrations on the byte write sequence and the page write sequence respectively. While the write is in progress, the STATUS register may be read to check the status of the WIP, WEL, BP1 and BP0 bits (Figure 2-6). Attempting to read a memory array location will not be possible during a write cycle. Polling the WIP bit in the STATUS register is recommended in order to determine if a write cycle is in progress. When the write cycle is completed, the write enable latch is reset.

BLOCK DIAGRAM






TABLE 2-1: INSTRUCTION SET


Instruction Name	Instruction Format	Description	
READ	0000 x011	Read data from memory array beginning at selected address	
WRITE	0000 x010	Write data to memory array beginning at selected address	
WRDI	0000 x100	Reset the write enable latch (disable write operations)	
WREN	0000 x110	Set the write enable latch (enable write operations)	
RDSR	0000 x101	Read STATUS register	
WRSR	0000 x001	Write STATUS register	

x = don't care

FIGURE 2-1: READ SEQUENCE







2.4 Write Enable (WREN) and Write Disable (WRDI)


The 25XX020A contains a write enable latch. See Table 2-4 for the Write-Protect Functionality Matrix. This latch must be set before any write operation will be completed internally. The WREN instruction will set the latch, and the WRDI will reset the latch.

The following is a list of conditions under which the write enable latch will be reset:

- Power-up
- + $\ensuremath{\mathtt{WRDI}}$ instruction successfully executed
- WRSR instruction successfully executed
- WRITE instruction successfully executed
- WP pin is brought low

0

0



.....

0

0

0

0

0

High-Impedance

0

1

SCK

SI

SO

2.5 Read Status Register Instruction (RDSR)

The Read Status Register instruction (RDSR) provides access to the STATUS register. See Figure 2-6 for the RDSR timing sequence. The STATUS register may be read at any time, even during a write cycle. The STATUS register is formatted as follows:

TABLE 2-2:	STATUS REGISTER

7	6	5	4	3	2	1	0
-	-	Ι	Ι	W/R	W/R	R	R
Х	Х	Х	Х	BP1	BP0	WEL	WIP
W/R = writable/readable. R = read-only.							

The **Write-In-Process (WIP)** bit indicates whether the 25XX020A is busy with a write operation. When set to a '1', a write is in progress, when set to a '0', no write is in progress. This bit is read-only.

The **Write Enable Latch (WEL)** bit indicates the status of the write enable latch and is read-only. When set to a '1', the latch allows writes to the array, when set to a '0', the latch prohibits writes to the array. The state of this bit can always be updated via the WREN or WRDI commands regardless of the state of write protection on the STATUS register. These commands are shown in Figure 2-4 and Figure 2-5.

The **Block Protection (BP0 and BP1)** bits indicate which blocks are currently write-protected. These bits are set by the user issuing the WRSR instruction, which is shown in Figure 2-7. These bits are nonvolatile and are described in more detail in Table 2-3.




FIGURE 2-6: READ STATUS REGISTER TIMING SEQUENCE (RDSR)


2.6 Write Status Register Instruction (WRSR)

The Write Status Register instruction (WRSR) allows the user to write to the nonvolatile bits in the STATUS register as shown in Table 2-2. See Figure 2-7 for the WRSR timing sequence. Four levels of protection for the array are selectable by writing to the appropriate bits in the STATUS register. The user has the ability to write-protect none, one, two, or all four of the segments of the array as shown in Table 2-3.

TABLE 2-3:ARRAY PROTECTION

BP1	BP0	Array Addresses Write-Protected
0	0	none
0	1	upper 1/4 (C0h-FFh)
1	0	upper 1/2 (80h-FFh)
1	1	all (00h-FFh)





Note: An internal write cycle (Twc) is initiated on the rising edge of \overline{CS} after a valid write STATUS register sequence.

2.7 Data Protection

The following protection has been implemented to prevent inadvertent writes to the array:

- The write enable latch is reset on power-up
- A write enable instruction must be issued to set the write enable latch
- After a byte write, page write or STATUS register write, the write enable latch is reset
- CS must be set high after the proper number of clock cycles to start an internal write cycle
- Access to the array during an internal write cycle is ignored and programming is continued

2.8 Power-On State

The 25XX020A powers on in the following state:

- The device is in low-power Standby mode $(\overline{CS} = 1)$
- · The write enable latch is reset
- SO is in high-impedance state
- A high-to-low-level transition on CS is required to enter active state

TABLE 2-4: WRITE-PROTECT FUNCTIONALITY MATRIX

WP (pin 3)	WEL (SR bit 1)	Protected Blocks	Unprotected Blocks	STATUS Register
0 (low)	x	Protected	Protected	Protected
1 (high)	0	Protected	Protected	Protected
1 (high)	1	Protected	Writable	Writable

x = don't care

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

Name	PDIP	SOIC	MSOP	TSSOP	DFN ⁽¹⁾	TDFN ⁽¹⁾	Rotated TSSOP	SOT-23	Function
CS	1	1	1	1	1	1	3	5	Chip Select Input
SO	2	2	2	2	2	2	4	4	Serial Data Output
WP	3	3	3	3	3	3	5	—	Write-Protect Pin
Vss	4	4	4	4	4	4	6	2	Ground
SI	5	5	5	5	5	5	7	3	Serial Data Input
SCK	6	6	6	6	6	6	8	1	Serial Clock Input
HOLD	7	7	7	7	7	7	1	_	Hold Input
Vcc	8	8	8	8	8	8	2	6	Supply Voltage

TABLE 3-1: PIN FUNCTION TABLE

Note 1: The exposed pad on the DFN/TDFN packages can be connected to Vss or left floating.

3.1 Chip Select (CS)

A low level on this pin selects the device. A high level deselects the device and forces it into Standby mode. However, a programming cycle which is already initiated or in progress will be completed, regardless of the \overline{CS} input signal. If \overline{CS} is brought high during a program cycle, the device will go into Standby mode as soon as the programming cycle is complete. When the device is deselected, SO goes to the high-impedance state, allowing multiple parts to share the same SPI bus. A low-to-high transition on \overline{CS} after a valid write sequence initiates an internal write cycle. After power-up, a low level on \overline{CS} is required prior to any sequence being initiated.

3.2 Serial Output (SO)

The SO pin is used to transfer data out of the 25XX020A. During a read cycle, data is shifted out on this pin after the falling edge of the serial clock.

3.3 Write-Protect (WP)

The $\overline{\text{WP}}$ pin is a hardware write-protect input pin. When it is low, all writes to the array or STATUS register are disabled, but any other operations function normally. When $\overline{\text{WP}}$ is high, all functions, including nonvolatile writes operate normally. At any time, when $\overline{\text{WP}}$ is low, the write enable Reset latch will be reset and programming will be inhibited. However, if a write cycle is already in progress, $\overline{\text{WP}}$ going low will not change or disable the write cycle. See Table 2-4 for the Write-Protect Functionality Matrix.

3.4 Serial Input (SI)

The SI pin is used to transfer data into the device. It receives instructions, addresses and data. Data is latched on the rising edge of the serial clock.

3.5 Serial Clock (SCK)


The SCK is used to synchronize the communication between a master and the 25XX020A. Instructions, addresses or data present on the SI pin are latched on the rising edge of the clock input, while data on the SO pin is updated after the falling edge of the clock input.

3.6 Hold (HOLD)

The HOLD pin is used to suspend transmission to the 25XX020A while in the middle of a serial sequence without having to retransmit the entire sequence again. It must be held high any time this function is not being used. Once the device is selected and a serial sequence is underway, the HOLD pin may be pulled low to pause further serial communication without resetting the serial sequence. The HOLD pin must be brought low while SCK is low, otherwise the HOLD function will not be invoked until the next SCK high-tolow transition. The 25XX020A must remain selected during this sequence. The SI, SCK and SO pins are in a high-impedance state during the time the device is paused and transitions on these pins will be ignored. To resume serial communication, HOLD must be brought high while the SCK pin is low, otherwise serial communication will not resume. Lowering the HOLD line at any time will tri-state the SO line.

4.0 **PACKAGING INFORMATION**


4.1 **Package Marking Information**





8-Lead MSOP (150 mil)





Example: <u>п п п п</u>

25AA020A

10627

I/P (e3) 1L7

Example:

П

 \bigcirc

25AA02AI

SN (e3) 0627

▲ ^{1L7}

Example:

5A2A

-



Part Number	er 1st Line Marking Codes									
	TSS	OP	MSOP	SO	T-23	D	FN	TD	FN	
	Standard	Rotated		I Temp.	E Temp.	I Temp	E. Temp	I Temp.	E. Temp	
25AA020A	5A2A	A2AX	5A2AT	22NN	—	411	—	C11	—	
25LC020A 5L2A L2AX 5L2AT 25NN 26NN 414 415 C14 C15						C15				
Note: T =	Note: T = Temperature grade (I, E) NN = Alphanumeric traceability code									

Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.


25AA020A/25LC020A

Package Marking Information (continued)

8-Lead 2X3 DF	Ν
XXX	
YWW	
NN	


Example:				
411				
627				
L7				

8-Lead 2X3 TDFN



Example:					
C14					
627					
17					
o ∟ ′					

6-Lead SOT-23




Example:

	\square				
		22	L7	7	
(С				

8-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES		
Dimensior	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		8		
Pitch	е		.100 BSC		
Top to Seating Plane	Α	-	-	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	-	-	
Shoulder to Shoulder Width	E	.290	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.348	.365	.400	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.040	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	_	-	.430	

Notes:

1. Pin 1 visual index feature may vary, but must be located with the hatched area.


2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B




Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057C Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	Ν		8		
Pitch	е		1.27 BSC		
Overall Height	Α	-	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	E	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.04 REF			
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch E		1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

8-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS			
Dimensio	Dimension Limits		NOM	MAX		
Number of Pins	Ν		8			
Pitch	е		0.65 BSC			
Overall Height	Α	-	-	1.20		
Molded Package Thickness	A2	0.80	1.00	1.05		
Standoff	A1	0.05	-	0.15		
Overall Width	E		6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50		
Molded Package Length	D	2.90	3.00	3.10		
Foot Length	L	0.45	0.60	0.75		
Footprint	L1		1.00 REF			
Foot Angle	φ	0°	-	8°		
Lead Thickness	С	0.09	_	0.20		
Lead Width	b	0.19	-	0.30		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086B

8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			S
Dimension	Dimension Limits			MAX
Contact Pitch E			0.65 BSC	
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.45
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2086A

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111C Sheet 1 of 2

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



DETAIL C

	MILLIMETERS				
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N	8			
Pitch	е	0.65 BSC			
Overall Height	A	-	-	1.10	
Molded Package Thickness	A2	0.75	0.85	0.95	
Standoff	A1	0.00	-	0.15	
Overall Width	E	4.90 BSC			
Molded Package Width	E1	3.00 BSC			
Overall Length	D	3.00 BSC			
Foot Length	L	0.40	0.60	0.80	
Footprint	L1	0.95 REF			
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.08	-	0.23	
Lead Width	b	0.22	-	0.40	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or

- protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111C Sheet 2 of 2

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	0.65 BSC			
Contact Pad Spacing	С		4.40		
Overall Width	Z			5.85	
Contact Pad Width (X8)	X1			0.45	
Contact Pad Length (X8)	Y1			1.45	
Distance Between Pads	G1	2.95			
Distance Between Pads	GX	0.20			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2111A

8-Lead Plastic Dual Flat, No Lead Package (MC) – 2x3x0.9 mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
]	Dimension Limits		NOM	MAX	
Number of Pins	N	8			
Pitch	е	0.50 BSC			
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D	2.00 BSC			
Overall Width	E	3.00 BSC			
Exposed Pad Length	D2	1.30	_	1.55	
Exposed Pad Width	E2	1.50	-	1.75	
Contact Width	b	0.20	0.25	0.30	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	К	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-123C