imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



AUTOMATION



User manual

IBS SUPI 3 UM E

Order No.: —

INTERBUS protocol chip IBS SUPI 3





AUTOMATION

User manual INTERBUS protocol chip IBS SUPI 3

2010-12-09

Designation:	IBS SUPI 3 UM E

- Revision: 03
- Order No.: —

This user manual is valid for:

Designation IBS SUPI 3 QFP IBS CHIP-Muster/... Order No. 2746087 2746951

Please observe the following notes

In order to ensure the safe use of the product described, you have to read and understand this manual. The following notes provide information on how to use this manual.

User group of this manual

The use of products described in this manual is oriented exclusively to qualified electricians or persons instructed by them, who are familiar with applicable standards and other regulations regarding electrical engineering and, in particular, the relevant safety concepts.

Phoenix Contact accepts no liability for erroneous handling or damage to products from Phoenix Contact or third-party products resulting from disregard of information contained in this manual.

Explanation of symbols used and signal words



This is the safety alert symbol. It is used to alert you to potential personal injury hazards. Obey all safety messages that follow this symbol to avoid possible injury or death.



DANGER

This indicates a hazardous situation which, if not avoided, will result in death or serious injury.



WARNING

This indicates a hazardous situation which, if not avoided, could result in death or serious injury.



CAUTION

This indicates a hazardous situation which, if not avoided, could result in minor or moderate injury.

The following types of messages provide information about possible property damage and general information concerning proper operation and ease-of-use.



i

NOTE

This symbol and the accompanying text alerts the reader to a situation which may cause damage or malfunction to the device, either hardware or software, or surrounding property.

This symbol and the accompanying text provides additional information to the reader. It is also used as a reference to other sources of information (manuals, data sheets, literature) on the subject matter, product, etc.

General terms and conditions of use for technical documentation

Phoenix Contact reserves the right to alter, correct, and/or improve the technical documentation and the products described in the technical documentation at its own discretion and without giving prior notice, insofar as this is reasonable for the user. The same applies to any technical changes that serve the purpose of technical progress.

The receipt of technical documentation (in particular data sheets, installation instructions, manuals, etc.) does not constitute any further duty on the part of Phoenix Contact to furnish information on alterations to products and/or technical documentation. Any other agreement shall only apply if expressly confirmed in writing by Phoenix Contact. Please note that the supplied documentation is product-specific documentation only and that you are responsible for checking the suitability and intended use of the products in your specific application, in particular with regard to observing the applicable standards and regulations. Although Phoenix Contact makes every effort to ensure that the information content is accurate, up-to-date, and state-of-the-art, technical inaccuracies and/or printing errors in the information cannot be ruled out. Phoenix Contact does not offer any guarantees as to the reliability, accuracy or completeness of the information. All information made available in the technical data is supplied without any accompanying guarantee, whether expressly mentioned, implied or tacitly assumed. This information does not include any guarantees regarding quality, does not describe any fair marketable quality, and does not make any claims as to quality guarantees or guarantees regarding the suitability for a special purpose.

Phoenix Contact accepts no liability or responsibility for errors or omissions in the content of the technical documentation (in particular data sheets, installation instructions, manuals, etc.).

The aforementioned limitations of liability and exemptions from liability do not apply, in so far as liability must be assumed, e.g., according to product liability law, in cases of premeditation, gross negligence, on account of loss of life, physical injury or damage to health or on account of the violation of important contractual obligations. Claims for damages for the violation of important contractual obligations are, however, limited to contract-typical, predictable damages, provided there is no premeditation or gross negligence, or that liability is assumed on account of loss of life, physical injury or damage to health. This ruling does not imply a change in the burden of proof to the detriment of the user.

Statement of legal authority

This manual, including all illustrations contained herein, is copyright protected. Use of this manual by any third party is forbidden. Reproduction, translation, and public disclosure, as well as electronic and photographic archiving or alteration requires the express written consent of Phoenix Contact. Violators are liable for damages. Phoenix Contact reserves all rights in the case of patent award or listing of a registered design. Third-party products are always named without reference to patent rights. The existence of such rights shall not be excluded. How to contact us Internet Up-to-date information on Phoenix Contact products and our Terms and Conditions can be found on the Internet at: www.phoenixcontact.com. Make sure you always use the latest documentation. It can be downloaded at: www.phoenixcontact.net/catalog. Subsidiaries If there are any problems that cannot be solved using the documentation, please contact your Phoenix Contact subsidiary. Subsidiary contact information is available at www.phoenixcontact.com. Published by PHOENIX CONTACT GmbH & Co. KG PHOENIX CONTACT Flachsmarktstraße 8 P.O. Box 4100 32825 Blomberg Harrisburg, PA 17111-0100 Germanv USA Phone +49 - (0) 52 35 - 3-00 Phone +1-717-944-1300 Fax +49 - (0) 52 35 - 3-4 12 00 Should you have any suggestions or recommendations for improvement of the contents and layout of our manuals, please send your comments to

tecdoc@phoenixcontact.com.

Table of contents

1	Structure and basic v	wiring		1-1
		1.1	Introduction	1-2
		1.2	Basic structure	1-3
			1.2.1 New features of the IBS SUPI 3 chip	1-5
			1.2.2 Field of application	1-8
		1.3	Housing type	1-8
			1.3.1 QFP 100 pin table	1-9
			1.3.2 QFP 100 (Quad Flat Pack)	1-11
			1.3.3 Signal description	1-13
		1.4	Basic wiring	1-16
			1.4.1 Clock, initialization	
			1.4.2 Configuration options	1-18
2	INTERBUS interface	s		2-1
		2.1	Overview	2-1
		2.2	Local bus interface 8-wire protocol	2-1
		2.3	Remote bus connection	2-3
3	Application interface			3-1
		3.1	Overview	3-1
		3.2	Bus terminal module mode	3-1
		3.3	Input/output mode	3-4
		3.4	μP (microprocessor) access mode	3-7
			3.4.1 Synchronization options	3-15
			3.4.2 SET-I register	3-16
			3.4.3 SET-II register	
			3.4.4 ID code register	
			3.4.5 IB state register	
			 3.4.6 Cycle read and cycle write registers 3.4.7 Processor alarm register and processor command register 	
		3.5	Register expansion	
			3.5.1 Examples3.5.2 Register expansion interface timing	
		3.6	Diagnostic inputs and outputs	
A	Technical data			
		A 1	General notes about processing	
			A 1.1 Storage	
			A 1.2 Processing time A 1.3 Soldering	
		A 0	-	
		A 2	ID code specification (extract)	
		A 3	Length code specification	A-7

IBS SUPI 3

В	Wiring examples		E	3-1
С	Appendix			C-1
		C 1	List of figures	C-1
		C 2	List of tables	C-3
		C 3	Index	C-5

1 Structure and basic wiring

The IBS SUPI 3 (Serial Universal Protocol Interface) chip represents a new generation of INTERBUS slave protocol chips and an easy interface to INTERBUS. The integrated diagnostic and error management is a novelty in the chip; it allows an exact determination of error location and cause in a system and also reduces external circuitry.

On the basis of this description you may implement your own INTERBUS devices within a very short time. With the end user in mind, subject the devices to the INTERBUS conformance test.

In addition to this document you will find the INTERBUS Club guideline "Conformity Test and Certification" as a reference work on the Internet at <u>www.interbusclub.com</u>.

Current hardware and software information for the device manufacturer as well as further product documents from Phoenix Contact can be found on the Internet at www.phoenixcontact.net/catalog.





Figure 1-1 Fields of application of the INTERBUS SUPI 3 slave protocol chip

5043B102

1.1 Introduction

The IBS SUPI 3 chip is an ASIC in 0.5 μ m CMOS technology. It represents the third generation of INTERBUS slave protocol chips and is pin- and function-compatible to the previous SUPI 2 chip. Every INTERBUS master operates together with the SUPI 3 chip. The IBS PC AT-T PC interface board supports the SUPI 3 chip by driver version 3.1 or later.

Currently, the SUPI 3 is available in one housing type (QFP 100).

Housing	Order designation	Order No.
QFP 100	IBS SUPI 3 QFP	2746087
QFP 100	IBS CHIP-Muster/	2746951

Table 1-1Different versions

1.2 Basic structure

The SUPI 3 is the third generation of INTERBUS slave protocol chips. It is pin- and functioncompatible with the previous SUPI 1 and 2 chip versions. Its most important new feature is its central diagnostics and report manager being part of the new INTERBUS diagnostic concept.

The INTERBUS SUPI 3 protocol chip resulted from a VHDL model and has a complexity of about 15000 gate equivalents. The following block diagram shows the structure of the circuit.



Figure 1-2 Block diagram of the chip

The protocol stack in the middle comprises layer 1 and layer 2 of the ISO/OSI reference model. Data is provided to the MDS (Medium Dependent Sublayer) from an external MAU (Medium Attachment Unit) e.g., RS-485 or fiber-optic access. In this layer, scanning, line decoding and encoding are carried out and time conditions are defined. The SUPI 3 chip has three channels in the MDS for one incoming and two outgoing interfaces.

The MIS (Medium Independent Sublayer) forms the upper edge of layer 1, i.e., the physical layer. It is intended for routing the three MDS channels and for connecting layer 2.

Its lower edge represents the medium access control (MAC). This layer performs the ring access as well as the data security. The MAC sublayer serves the 8-byte transmit and receive buffers for INTERBUS data as well as the 16-byte transmit and receive buffers for the identification transmission cycle. The application and higher protocol layers have access to these buffers via the 16-bit **M**ulti-**F**unctions **P**in interface (MFP interface). The MFP interface can be set according to the interface implementation requirements via four configuration pins as an I/O port or as a microprocessor interface of a CPU environment. The MFP interface contains an interrupt controller with the necessary write and read registers as well as parameterization and state registers for CPU applications. These registers allow to configure the chip and to visualize certain protocol events.

Data of the transmit and receive buffers is taken from the MAC sublayer, encoded correspondingly and sent to the suitable MDS channel via the MDS sublayer. After the line encoding, data is sent to the medium via the external MAU.

Compared to previous chips, the central diagnostics and report manager as well as the error detectors which are able to read certain error patterns at all MDS channels and the MAC sublayer, are important new features of the SUPI 3 chip. This block distinguishes between events with high or low priority. Events of low priority, also called report events are, for example, the MAU warnings in the block diagram. These warnings are provided by the MAU and indicate an impairment of the transmission quality. This means that not only faults, but also creeping impairment in quality is detected and signaled at a very early stage.

Diagnostic events with high priority are error sources which cause interference in the transmission cycle. The diagnostics and report manager ensures both generation and non-time-critical transmission of error patterns. The error patterns are stored in the ID send buffer and transmitted from the MAC sublayer to the bus master.

If an error exceeds the permissible data update time of the bus system but is too short for a central check of all devices by the master, the on-chip diagnostics shows its performance. The diagnostics manager stores all detected errors on the transmission medium as well as breakdowns of the voltage supply as error patterns in the chip until it has been read and acknowledged by the bus master. This procedure allows a unique assignment of sporadic errors, which in general are difficult to identify, to the error location.

1.2.1 New features of the IBS SUPI 3 chip

Although the diagnostics described above is an important feature, it is less important to developers of INTERBUS devices when designing the circuit. The efforts are reduced because functions are implemented in the SUPI 2 chip by additional hardware.

For example, the voltage monitoring of all electrically isolated areas is no longer necessary because the MDS sublayers offer a better evaluation. This reduces hardware expense considerably. The power-up reset circuitry of the SUPI 3 chip has also been optimized.

For a better detection of errors caused by the transmission medium (e.g. loose contacts or failure of a differential signal line of the RS-485 interface), this state must be mapped to a high level at the data input. This means for the RS-485 interface to force a logic "1" on the receive data line in the event of an error. The line decoders in the MDS sublayer interpret this as an idle message. Since idle messages defined in the protocol have a logic "0" encoding, a distinction is possible using MAU fail timers. If the MAU fail timer recognizes this "1" state for a set time, this is indicated as a MAU error to the diagnostics manager. The "MAU warning" function can detect, for example, the impairment of optical components caused by aging or an increasing pollution of lenses in the data light barriers before it comes to a complete failure. For this, the output of a trigger must be led to the new "MAU warning" inputs of the SUPI 3 chip.

For a better support of software flexibility on the slaves, the module identification code (ID code) can now be loaded to the SUPI 3 chip. Like the length code in the SET-I register, this code is protected from accidental writing by an automatic latching mechanism.

This mechanism and applying the " μ P_not_Ready" ID code to the physical pins of the SUPI 3 allows reconfiguration of the protocol chip by intelligent modules even after the bus master has initialized the INTERBUS system. This means when the INTERBUS master has detected a device with the " μ P_not_Ready" ID code in the INTERBUS system, it waits for the final configuration. Therefore, the same hardware can be used for very different applications.

Two message registers which realize a management channel to the INTERBUS master, are another new feature. The user has no direct access to the channel. It is an option for future applications. A new function has been implemented in the SET-II register. By setting bit 5, a μ P watchdog input is activated. Register 14, which was previously not available is used to enable additional interrupts. In this way an interrupt can be generated when the master writes a processor alarm register or when the layer 2 watchdog has elapsed. The new register 15 stores test functions for an engineering test during the development of the chip. These functions are not important for the user.

Summary of the new IBS SUPI 3 chip features:

- With its diagnostic features, the diagnostic and report manager is the heart of the SUPI extensions. It stores error localization information for the bus master.
- The new SUPI 3 functions are supported by controller boards as of Generation 4 only (firmware 4.0 or later).
- The SUPI 3 is manufactured in a 0.5 µm technology. This requires a more careful design and offers the use of additional quartz types for the oscillator with new external circuitry.
- The pad dimensions of the QFP 100 housing were modified so that chip requires less space.

Improvements compared	-	Filtering of the quasi-s	tatic inputs:
to SUPI 2		RBST, LBST	: 270 ms
		CONF	: 35 ms
		/StatErr	: 270 ms (standard) / 2.5 μs (μP watchdog)
		/ResIN	: 520 µs
	Thes	se signals also had Sc	hmitt trigger input circuits.
		Increase of driver capa from 2 mA to 12 mA.	ability of the outputs /ResReg, ClkExR, BA, RD, LD/TR, Error
		-	tive" is now reset for every valid ID or data cycle.
		Start bit recognition: A bit error.	spike (pulse <100 ns) in the critical range is recognized as a start
Additional functions			entification. Hardware version can be detected by the master. I to the INFO register of the ID send buffer.
			pring: If LaOuD is not sent within a preset time, process OUT data activated, provided that the master has enabled the function.
		μΡ, ID code register: Ν microprocessor.	Now, the entire ID code (ID0-ID12) can be set by a
			bde: If ID0 to ID7 = 38_{hex} (remote bus device) or ID0 to ID7 = 78_{hex} et, new functions are active internally.
		/StatErr can additional watchdog.	lly be used to indicate activation of an external processor
		Processor command a the master (currently s	and alarm registers on address 9 form a management channel to still reserved).
		the bus system detect ID registers and diagno diagnostics. If errors s	The master activates on-chip diagnostics on the devices during ion. All devices capable of diagnostics exchange their operation ostic ID registers. The master thus recognizes all devices able for hould occur, they are stored in the diagnostic register. The ements are implemented in the line decoder (forward, return,
		 Power-up reset de 	
		 MAU fail (wire inte – CRC (Cyclic Redu 	errupt, wire short-circuit). undancy Check)
		 Stop bit error deter 	
			he check sequence
		 RBST, LBST char MALL warpings (in 	-
		÷ .	npairment of the transmission quality). D registers are addressed by a control word of the controller
			itted in the next ID cycle.

- The following registers can be selected:
 - 0 Standard register
 - 1 First diagnostic bit register
 - 2 Second diagnostic Register
 - 3 Alarm bit register
 - 4 Processor alarm register
 - 5 Reserved
 - 6 Reserved
 - 7 Manufacturer/mask identification

The standard ID register is the default setting.

1.2.2 Field of application

The SUPI 3 has been designed for industrial applications.

		Qua	ntity	
Value	Min.	Туре	Max.	Unit
Supply voltage	4.5	5.0	5.5	V
Temperature	-40	+25	+85	°C

1.3 Housing type

The following list explains general symbols and text that will be used in the drawing of the housing.

\oplus	Position
\bigtriangleup	Maximum material condition MMC
0.10 (0.004)	Feature control frame
0.605	Basic or exact dimension
BSC	Basic - untoleranced dimension locating true position
REF	A dimension which is obtained from other dimensions and their tolerances 5191B029

1.3.1 QFP 100 pin table

Table 1-3 QFP 100 pin table

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1 1	RBST	36	MFP10	70	ID0
2	KM0	37	MFP9	71	SLI1
3	n.c.	38	MFP8	72	RGNDA
4	KM1	39	n.c.	73	/StatErr
5	n.c.	40	V _{DD}	74	n.c.
6	CKO2	41	V _{SS}	75	CRI1
7	n.c.	42	MFP7	76	n.c.
8	FromExR	43	V _{SS}	77	CONF
9	DO2	44	MFP6	78	n.c.
10	LBST	45	MFP5	79	BA
11	CO	46	MFP4	80	LBDA/TR
12	C1	47	MFP3	81	Error
13	C2	48	MFP2	82	DI1
14	CKO1	49	MFP1	83	C3
15	DO1	50	n.c.	84	/LBRes
16	CRO1 / MAUWR	51	MFP0	85	/ModAck
17	SLO1 / MAUWH	52	/ResIn / MAUWS	86	RBDA
18	V _{SS}	53	ID12	87	V _{SS}
19	V _{DD}	54	n.c.	88	CKI1
20	OSC1	55	ID11	89	V _{DD}
21	OSC2	56	n.c.	90	n.c.
22	/ResU	57	ID10	91	V _{SS}
23	DI2	58	ID9	92	SLO2
24	n.c.	59	ID8	93	LaOuC
25	CRI2	60	ID7	94	/LaInD
26	n.c.	61	n.c.	95	LaOuD
27	SLI2	62	ID6	96	/ClkExR
28	CKI2	63	ID5	97	CRO2
29	MFP15	64	V _{DD}	98	/ResReg
30	n.c.	65	ID4	99	ToExR2

-	Table 1-3	QFP 100 pin ta	ble (continu	ued)		
	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
	31	MFP14	66	V _{SS}	100	ToExR1
	32	MFP13	67	ID3		
	33	n.c.	68	ID2		
	34	MFP12	69	ID1		
	35	MFP11				





Pin layout of the QFP 100 housing



1.3.2 QFP 100 (Quad Flat Pack)

Figure 1-4 Mechanical dimensions of the QFP 100 housing (original dimension: millimeters)

	Millimeters		Inc	Inches		Millimeters		Inc	hes
DIM	Min.	Max.	Min.	Max.	DIM	Min.	Max.	Min.	Max.
А	19.90	20.10	0.783	0.791	Ρ	0.325	BSC	0.013	BSC
В	13.90	14.10	0.547	0.555	Q	0°	7 °	0°	7°
С	2.80	3.40	0.110	0.134	R	0.25	0.35	0.010	0.014
D	0.22	0.38	0.009	0.015	S	22.95	23.45	0.904	0.923
Е	2.55	3.05	0.100	0.120	Т	0.13	-	0.005	-
F	0.22	0.33	0.009	0.013	U	0°	-	0°	-
G	0.65	BSC	0.026	BSC	V	16.95	17.45	0.667	0.687
н	0.25	-	0.010	-	W	0.40	-	0.016	-
J	0,11	0,23	0.004	0.009	Х	1.60	REF	0.063	B REF
К	0.73	1.03	0.028	0.040	Y	0.58	REF	0.023	B REF
L	12.35	5 REF	0.486	8 REF	Z	0.83	REF	0.033	B REF
М	5°	16°	5°	16°	AA	18.85	6 REF	0.742	2 REF
Ν	0.11	0.17	0.004	0.007					

 Table 1-4
 Mechanical dimensions of the QFP 100 housing

1.3.3 Signal description

Table 1-5 Signal descriptio

Designation	Meaning				
OSC1 OSC2	Oscillator input Oscillator output				
C3 C2 C1 C0	Configuration inputs for the MFP interface**				
KM1 KM0 RGNDA	Configuration inputs for the INTERBUS interface**				
ID12-ID0	Identification code setting data length entry**	CI			
MFP15-MFP0	Multi-function pins	BDp			
SLxx	Control line ID/data cycle				
SLO1/MAUWH SLO2 SLI1 SLI2	Select line IN forward path/MAU warning forward path* Select line OUT forward path Select line OUT return path Select line IN return path	ST B12 B12 ST			
Dxx	Data line of the INTERBUS ring				
DO1 DO2 DI1 DI2	Data line IN forward path Data line OUT forward path Data line OUT return path Data line IN return path				
СКхх	Clock line for the INTERBUS devices				
CKO1 CKO2 CKI1 CKI2	Clock line IN forward path Clock line OUT forward path Clock line OUT return path Clock line IN return path	ST B12 B12 ST			
CRxx	Control line check sequence				
CRO1/MAUWR CRO2 CRI1 CRI2	Control line IN forward path/MAU warning return path* Control line OUT forward path Control line OUT return path Control line IN return path				
/ResIn/MAUWS	INTERBUS reset input/MAU warning branch*. Input filtered with tr2 = 520 μ s***, directly passed on to pin /LBRes.				
/LBRes	INTERBUS reset output	B2			
RBST	Alarm input whether outgoing INTERBUS interface is used. Input filtered with $t_{f1} = 270 \text{ ms}^{***}$				

Designation	Meaning			
LBST	Alarm input whether local bus interface is used in BK module applications. In all other modes of operation this pin is to be connected to V _{SS} . Input filtered with tf1 = 270 ms*** Diagnostic signals			
/StatErr	"Module error" alarm input or μ P watchdog, input filtered with tf1 = 270 ms***. When using the pin as a μ P watchdog pin the scan time is set to tf3 = 2.5 μ s***. See also Section "SET-II register" on page 3-19.			
/ModAck	Acknowledge output for a recognized module error. This output is not used in standard applications.			
CONF	"Reconfiguration request" alarm input. The input is filtered with tf4 = 35 ms***. This input is connected to GND in standard applications.			
RBDA	"Outgoing interface is disabled" alarm output			
LBDA/TR	"Local bus disabled" alarm output for BK "PCP active" with μ P with PCP protocol software			
BA	"INTERBUS active" alarm output	B12		
Error	"Error in the connected local bus" alarm output for BK modules			
	Signals for external register expansion			
ClkExR	Clock for external shift registers			
ToExR1	Data output for external shift registers without using the SUPI 3 internal registers			
ToExR2	Data output for external shift registers after use of the SUPI 3 internal registers			
FromExR	Data input for external shift registers	ST		
LaOuD	Latch signal of output data shift registers -> latch registers	B2		
LaOuC	Latch signal of control data shift registers -> latch registers			
/LaInD	Latch signal of input data peripherals -> shift registers	B2		
/ResReg	Reset signal for external latch registers. Can also be used as the "INTERBUS reset inactive" alarm output			
/ResU	Initialization reset	ST		
V _{DD}	+5 V supply voltage			
V _{SS}	Ground			

Table 1-5Signal description (continued)

- * The MAU warning bits (Medium Attachment Unit) indicate a critical, but still functioning transmission path. MAU warnings can only be used in dedicated 2-wire operation (as MAU warning input filtered with tf3=520 µs). See also "Diagnostic inputs and outputs" on page 3-32
- ** These inputs require a hardware connection and the levels applied must not be modified during bus operation. (See Section "Overview" on page 2-1 and Section "Overview" on page 3-1)
- *** The filtering causes the signals to have the same state for at least tribefore a modified signal state becomes effective internally.

Explanation of cell types

- BDp Bidirectional, with Schmitt trigger inputs with internal pull-up resistor (50 k Ω typical) and 4 mA driver outputs
- CI CMOS input
- Clp CMOS input with internal pull-up resistor (50 k Ω typical)
- ST Schmitt trigger input
- STp Schmitt trigger input with internal pull-up resistor (50 k Ω typical)
- B2 2 mA output
- B12 12 mA driver output
- OSC Oscillator cell

1.4 Basic wiring

1.4.1 Clock, initialization

Clock supply

The SUPI 3 has an on-chip oscillator. Therefore, for applications in which the 15 MHz clock required by the SUPI 3 is of no further use, it is sufficient to use a 16 MHz quartz. The quartz is connected to the OSC1 and OSC2 pins. With the two capacitors that are connected from OSC1 and OSC2 to ground, the quartz forms a three-point oscillator. To set the working point of the on-chip oscillator, a 1 M Ω resistor is inserted, from OSC1 to OSC2, in parallel to the quartz. The capacitor values given in Figure "Clock lines of the SUPI 3" on page 1-16 are only a typical case. Please observe that due to the board layout the interfering capacitances have a considerable effect on the response time of the quartz oscillating circuit. Therefore, it is required to check, as for any other design, the correct behavior in the specified range and to modify the proposed values, if necessary. Tests of typical layouts with the quartz elements recommended in the component reference list of the INTERBUS Club have shown a safe response with the circuit and case capacitances of 22 pF each described in the SUPI 2 manual. The circuit of Figure 1-5 should be used for new designs or redesigns.

With this clock no other components must be operated additionally when a quartz crystal is used. The oscillator can also be operated by an external 16 MHz clock with a CMOS level. In this case, the oscillator operates as a buffer. The external clock signal is to be connected to the OSC1 oscillator input.



Figure 1-5 Clock lines of the SUPI 3

For the clock applies:

 $f=16~MHz\pm100~ppm$

Clock ratio: 50% \pm 10% duty cycle

The permissible deviation applies to both short-time as well as long-time stability.



Figure 1-6 Clock ratio for the clock of INTERBUS protocol chips

Table 1-6	Clock timing
-----------	--------------

Designation	Name	Symbol	Min.	Typical	Max.	Unit
а	Clock period	tc	62.5	62.5	62.5	ns
			-6.25		+6.25	ps
b	Pulse width high	tрН	25	31.25	37.5	ns
С	Pulse width low	tp∟	25	31.25	37.5	ns