



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Spartan-3E Starter Kit Board User Guide

UG230 (v1.0) March 9, 2006

Click a component to jump to the related documentation. Not all components have active links.





Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of designs to operate on, or interface with Xilinx FPGAs. Except as stated herein, none of the Design may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Any unauthorized use of the Design may violate copyright laws, trademark laws, the laws of privacy and publicity, and communications regulations and statutes.

Xilinx does not assume any liability arising out of the application or use of the Design; nor does Xilinx convey any license under its patents, copyrights, or any rights of others. You are responsible for obtaining any rights you may require for your use or implementation of the Design. Xilinx reserves the right to make changes, at any time, to the Design as deemed desirable in the sole discretion of Xilinx. Xilinx assumes no obligation to correct any errors contained herein or to advise you of any correction if such be made. Xilinx will not assume any liability for the accuracy or correctness of any engineering or technical support or assistance provided to you in connection with the Design.

THE DESIGN IS PROVIDED “AS IS” WITH ALL FAULTS, AND THE ENTIRE RISK AS TO ITS FUNCTION AND IMPLEMENTATION IS WITH YOU. YOU ACKNOWLEDGE AND AGREE THAT YOU HAVE NOT RELIED ON ANY ORAL OR WRITTEN INFORMATION OR ADVICE, WHETHER GIVEN BY XILINX, OR ITS AGENTS OR EMPLOYEES. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DESIGN, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND NONINFRINGEMENT OF THIRD-PARTY RIGHTS.

IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOST DATA AND LOST PROFITS, ARISING FROM OR RELATING TO YOUR USE OF THE DESIGN, EVEN IF YOU HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. THE TOTAL CUMULATIVE LIABILITY OF XILINX IN CONNECTION WITH YOUR USE OF THE DESIGN, WHETHER IN CONTRACT OR TORT OR OTHERWISE, WILL IN NO EVENT EXCEED THE AMOUNT OF FEES PAID BY YOU TO XILINX HEREUNDER FOR USE OF THE DESIGN. YOU ACKNOWLEDGE THAT THE FEES, IF ANY, REFLECT THE ALLOCATION OF RISK SET FORTH IN THIS AGREEMENT AND THAT XILINX WOULD NOT MAKE AVAILABLE THE DESIGN TO YOU WITHOUT THESE LIMITATIONS OF LIABILITY.

The Design is not designed or intended for use in the development of on-line control equipment in hazardous environments requiring fail-safe controls, such as in the operation of nuclear facilities, aircraft navigation or communications systems, air traffic control, life support, or weapons systems (“High-Risk Applications”). Xilinx specifically disclaims any express or implied warranties of fitness for such High-Risk Applications. You represent that use of the Design in such High-Risk Applications is fully at your risk.

© 2002-2006 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
03/09/06	1.0a	Initial release.

Table of Contents

Preface: About This Guide

Acknowledgements	9
Guide Contents	9
Additional Resources	10

Chapter 1: Introduction and Overview

Choose the Starter Kit Board for Your Needs	11
Spartan-3E FPGA Features and Embedded Processing Functions	11
Learning Xilinx FPGA, CPLD, and ISE Development Software Basics	11
Advanced Spartan-3 Generation Development Boards	11
Key Components and Features	12
Design Trade-Offs	13
Configuration Methods Galore!	13
Voltages for all Applications	13
Related Resources	13

Chapter 2: Switches, Buttons, and Knob

Slide Switches	15
Locations and Labels	15
Operation	15
UCF Location Constraints	15
Push-Button Switches	16
Locations and Labels	16
Operation	16
UCF Location Constraints	17
Rotary Push-Button Switch	17
Locations and Labels	17
Operation	17
Push-Button Switch	17
Rotary Shaft Encoder	18
UCF Location Constraints	19
Discrete LEDs	19
Locations and Labels	19
Operation	20
UCF Location Constraints	20
Related Resources	20

Chapter 3: Clock Sources

Overview	21
Clock Connections	22
Voltage Control	22
50 MHz On-Board Oscillator	22

Auxiliary Clock Oscillator Socket	22
SMA Clock Input or Output Connector	22
UCF Constraints	22
Location	22
Clock Period Constraints	23
Related Resources	23

Chapter 4: FPGA Configuration Options

Configuration Mode Jumpers	26
PROG Push Button	27
DONE Pin LED	27
Programming the FPGA, CPLD, or Platform Flash PROM via USB	28
Connecting the USB Cable	28
Programming via iMPACT	29
Programming Platform Flash PROM via USB	31
Generating the FPGA Configuration Bitstream File	31
Generating the PROM File	33
Programming the Platform Flash PROM	37

Chapter 5: Character LCD Screen

Overview	41
Character LCD Interface Signals	42
Voltage Compatibility	42
Interaction with Intel StrataFlash	42
UCF Location Constraints	43
LCD Controller	43
Memory Map	43
DD RAM	43
CG ROM	44
CG RAM	45
Command Set	46
Disabled	47
Clear Display	47
Return Cursor Home	47
Entry Mode Set	47
Display On/Off	48
Cursor and Display Shift	48
Function Set	49
Set CG RAM Address	49
Set DD RAM Address	49
Read Busy Flag and Address	49
Write Data to CG RAM or DD RAM	49
Read Data from CG RAM or DD RAM	50
Operation	50
Four-Bit Data Interface	50
Transferring 8-Bit Data over the 4-Bit Interface	51
Initializing the Display	51
Power-On Initialization	51
Display Configuration	51

Writing Data to the Display	52
Disabling the Unused LCD	52
Related Resources	52

Chapter 6: VGA Display Port

Signal Timing for a 60 Hz, 640x480 VGA Display	54
VGA Signal Timing	56
UCF Location Constraints	57
Related Resources	57

Chapter 7: RS-232 Serial Ports

Overview	59
UCF Location Constraints	60

Chapter 8: PS/2 Mouse/Keyboard Port

Keyboard	62
Mouse	64
Voltage Supply	65
UCF Location Constraints	65
Related Resources	65

Chapter 9: Digital to Analog Converter (DAC)

SPI Communication	67
Interface Signals	68
Disable Other Devices on the SPI Bus to Avoid Contention	68
SPI Communication Details	69
Communication Protocol	69
Specifying the DAC Output Voltage	70
DAC Outputs A and B	70
DAC Outputs C and D	70
UCF Location Constraints	71
Related Resources	71

Chapter 10: Analog Capture Circuit

Digital Outputs from Analog Inputs	74
Programmable Pre-Amplifier	75
Interface	75
Programmable Gain	75
SPI Control Interface	76
UCF Location Constraints	77
Analog to Digital Converter (ADC)	77
Interface	77
SPI Control Interface	77
UCF Location Constraints	78
Disable Other Devices on the SPI Bus to Avoid Contention	79

Connecting Analog Inputs	79
Related Resources	79

Chapter 11: Intel StrataFlash Parallel NOR Flash PROM

StrataFlash Connections	82
Shared Connections	85
Character LCD	85
Xilinx XC2C64A CPLD	85
SPI Data Line	85
UCF Location Constraints	86
Address	86
Data	86
Control	87
Setting the FPGA Mode Select Pins	87
Related Resources	87

Chapter 12: SPI Serial Flash

UCF Location Constraints	89
Configuring from SPI Flash	90
Setting the FPGA Mode Select Pins	90
Creating an SPI Serial Flash PROM File	91
Setting the Configuration Clock Rate	91
Formatting an SPI Flash PROM File	92
Downloading the Design to SPI Flash	96
Downloading the SPI Flash using XSPI	96
Download and Install the XSPI Programming Utility	96
Attach a JTAG Parallel Programming Cable	96
Insert Jumper on JP8 and Hold PROG_B Low	97
Programming the SPI Flash with the XSPI Software	98
Additional Design Details	99
Shared SPI Bus with Peripherals	99
Other SPI Flash Control Signals	100
Variant Select Pins, VS[2:0]	100
Jumper Block J11	100
Programming Header J12	100
Multi-Package Layout	100
Related Resources	102

Chapter 13: DDR SDRAM

DDR SDRAM Connections	104
UCF Location Constraints	106
Address	106
Data	106
Control	107
Reserve FPGA VREF Pins	107
Related Resources	107

Chapter 14: 10/100 Ethernet Physical Layer Interface

Ethernet PHY Connections	110
MicroBlaze Ethernet IP Cores	111
UCF Location Constraints	112
Related Resources	112

Chapter 15: Expansion Connectors

Hirose 100-pin FX2 Edge Connector (J3)	113
Voltage Supplies to the Connector	114
Connector Pinout and FPGA Connections	114
Compatible Board	116
Mating Receptacle Connectors	116
Differential I/O	116
Using Differential Inputs	118
Using Differential Outputs	119
UCF Location Constraints	119
Six-Pin Accessory Headers	121
Header J1	121
Header J2	121
Header J4	122
UCF Location Constraints	122
Connectorless Debugging Port Landing Pads (J6)	123
Related Resources	124

Chapter 16: XC2C64A CoolRunner-II CPLD

UCF Location Constraints	127
FPGA Connections to CPLD	127
CPLD	127
Related Resources	128

Chapter 17: DS2432 1-Wire SHA-1 EEPROM

UCF Location Constraints	129
Related Resources	129

Appendix A: Schematics

FX2 Expansion Header, 6-pin Headers, and Connectorless Probe Header	132
RS-232 Ports, VGA Port, and PS/2 Port	134
Ethernet PHY, Magnetics, and RJ-11 Connector	136
Voltage Regulators	138
FPGA Configurations Settings, Platform Flash PROM, SPI Serial Flash, JTAG Connections	140
FPGA I/O Banks 0 and 1, Oscillators	142
FPGA I/O Banks 2 and 3	144
Power Supply Decoupling	146
XC2C64A CoolRunner-II CPLD	148

Linear Technology ADC and DAC	150
Intel StrataFlash Parallel NOR Flash Memory and Micron DDR SDRAM ...	152
Buttons, Switches, Rotary Encoder, and Character LCD	154
DDR SDRAM Series Termination and FX2 Connector Differential Termination	156

Appendix B: Example User Constraints File (UCF)

About This Guide

This user guide provides basic information on the Spartan-3E Starter Kit board capabilities, functions, and design. It includes general information on how to use the various peripheral functions included on the board. For detailed reference designs, including VHDL or Verilog source code, please visit the following web link.

- Spartan™-3E Starter Kit Board Reference Page
<http://www.xilinx.com/s3estarter>

Acknowledgements

Xilinx wishes to thank the following companies for their support of the Spartan-3E Starter Kit board:

- Intel Corporation for the 128 Mbit StrataFlash memory
- Linear Technology for the SPI-compatible A/D and D/A converters, the programmable pre-amplifier, and the power regulators for the non-FPGA components
- Micron Technology, Inc. for the 32M x 16 DDR SDRAM
- SMSC for the 10/100 Ethernet PHY
- STMicroelectronics for the 16M x 1 SPI serial Flash PROM
- Texas Instruments Incorporated for the three-rail TPS75003 regulator supplying most of the FPGA supply voltages
- Xilinx, Inc. Configuration Solutions Division for the XCF04S Platform Flash PROM and their support for the embedded USB programmer
- Xilinx, Inc. CPLD Division for the XC2C64A CoolRunner™-II CPLD

Guide Contents

This manual contains the following chapters:

- [Chapter 1, "Introduction and Overview,"](#) provides an overview of the key features of the Spartan-3E Starter Kit board.
- [Chapter 2, "Switches, Buttons, and Knob,"](#) defines the switches, buttons, and knobs present on the Spartan-3E Starter Kit board.
- [Chapter 3, "Clock Sources,"](#) describes the various clock sources available on the Spartan-3E Starter Kit board.
- [Chapter 4, "FPGA Configuration Options,"](#) describes the configuration options for the FPGA on the Spartan-3E Starter Kit board.

- [Chapter 5, “Character LCD Screen,”](#) describes the functionality of the character LCD screen.
- [Chapter 6, “VGA Display Port,”](#) describes the functionality of the VGA port.
- [Chapter 7, “RS-232 Serial Ports,”](#) describes the functionality of the RS-232 serial ports.
- [Chapter 8, “PS/2 Mouse/Keyboard Port,”](#) describes the functionality of the PS/2 mouse and keyboard port.
- [Chapter 9, “Digital to Analog Converter \(DAC\),”](#) describes the functionality of the DAC.
- [Chapter 10, “Analog Capture Circuit,”](#) describes the functionality of the A/D converter with a programmable gain pre-amplifier.
- [Chapter 11, “Intel StrataFlash Parallel NOR Flash PROM,”](#) describes the functionality of the StrataFlash PROM.
- [Chapter 12, “SPI Serial Flash,”](#) describes the functionality of the SPI Serial Flash memory.
- [Chapter 13, “DDR SDRAM,”](#) describes the functionality of the DDR SDRAM.
- [Chapter 14, “10/100 Ethernet Physical Layer Interface,”](#) describes the functionality of the 10/100Base-T Ethernet physical layer interface.
- [Chapter 15, “Expansion Connectors,”](#) describes the various connectors available on the Spartan-3E Starter Kit board.
- [Chapter 16, “XC2C64A CoolRunner-II CPLD”](#) describes how the CPLD is involved in FPGA configuration when using Master Serial and BPI mode.
- [Chapter 17, “DS2432 1-Wire SHA-1 EEPROM”](#) provides a brief introduction to the SHA-1 secure EEPROM for authenticating or copy-protecting FPGA configuration bitstreams.
- [Appendix A, “Schematics,”](#) lists the schematics for the Spartan-3E Starter Kit board.
- [Appendix B, “Example User Constraints File \(UCF\),”](#) provides example code from a UCF.

Additional Resources

To find additional documentation, see the Xilinx website at:

<http://www.xilinx.com/literature>.

To search the Answer Database of silicon, software, and IP questions and answers, or to create a technical support WebCase, see the Xilinx website at:

<http://www.xilinx.com/support>.

Introduction and Overview

Thank you for purchasing the Xilinx Spartan™-3E Starter Kit. You will find it useful in developing your Spartan-3E FPGA application.

Choose the Starter Kit Board for Your Needs

Depending on specific requirements, choose the Xilinx development board that best suits your needs.

Spartan-3E FPGA Features and Embedded Processing Functions

The Spartan-3E Starter Kit board highlights the unique features of the Spartan-3E FPGA family and provides a convenient development board for embedded processing applications. The board highlights these features:

- Spartan-3E specific features
 - ◆ Parallel NOR Flash configuration
 - ◆ MultiBoot FPGA configuration from Parallel NOR Flash PROM
 - ◆ SPI serial Flash configuration
- Embedded development
 - ◆ MicroBlaze™ 32-bit embedded RISC processor
 - ◆ PicoBlaze™ 8-bit embedded controller
 - ◆ DDR memory interfaces

Learning Xilinx FPGA, CPLD, and ISE Development Software Basics

The Spartan-3E Starter Kit board is more advanced and complex compared to other Spartan development boards. To learn the basics of Xilinx FPGA or CPLD design and how to use the Xilinx ISE development software, consider using the High Volume Starter Kit Bundle, which includes both a Spartan-3 FPGA development board and a Xilinx CoolRunner™-II/XC9500XL CPLD development board at a very affordable price.

- High Volume Starter Kit Bundle (HW-SPAR3-CPLD-DK)
http://www.xilinx.com/xlnx/xebiz/designResources/ip_product_details.jsp?key=HW-SPAR3-CPLD-DK

Advanced Spartan-3 Generation Development Boards

The Spartan-3E Starter Kit board demonstrates the basic capabilities of the MicroBlaze embedded processor and the Xilinx Embedded Development Kit (EDK). For more

advanced development on a board with additional peripherals and FPGA logic, consider the SP-305 Development Board:

- Spartan-3 SP-305 Development Board (HW-SP305-xx)
http://www.xilinx.com/xlnx/xebiz/designResources/ip_product_details.jsp?key=HW-SP305-US

Also consider the capable boards offered by Xilinx partners:

- Spartan-3 and Spartan-3E Board Interactive Search
<http://www.xilinx.com/products/devboards/index.htm>

Key Components and Features

The key features of the Spartan-3E Starter Kit board are:

- Xilinx XC3S500E Spartan-3E FPGA
 - ◆ Up to 232 user-I/O pins
 - ◆ 320-pin FBGA package
 - ◆ Over 10,000 logic cells
- Xilinx 4 Mbit Platform Flash configuration PROM
- Xilinx 64-macrocell XC2C64A CoolRunner CPLD
- 64 MByte (512 Mbit) of DDR SDRAM, x16 data interface, 100+ MHz
- 16 MByte (128 Mbit) of parallel NOR Flash (Intel StrataFlash)
 - ◆ FPGA configuration storage
 - ◆ MicroBlaze code storage/shadowing
- 16 Mbits of SPI serial Flash (STMicro)
 - ◆ FPGA configuration storage
 - ◆ MicroBlaze code shadowing
- 2-line, 16-character LCD screen
- PS/2 mouse or keyboard port
- VGA display port
- 10/100 Ethernet PHY (requires Ethernet MAC in FPGA)
- Two 9-pin RS-232 ports (DTE- and DCE-style)
- On-board USB-based FPGA/CPLD download/debug interface
- 50 MHz clock oscillator
- SHA-1 1-wire serial EEPROM for bitstream copy protection
- Hirose FX2 expansion connector
- Three Digilent 6-pin expansion connectors
- Four-output, SPI-based Digital-to-Analog Converter (DAC)
- Two-input, SPI-based Analog-to-Digital Converter (ADC) with programmable-gain pre-amplifier
- ChipScope™ SoftTouch debugging port
- Rotary-encoder with push-button shaft
- Eight discrete LEDs
- Four slide switches

- Four push-button switches
- SMA clock input
- 8-pin DIP socket for auxiliary clock oscillator

Design Trade-Offs

A few system-level design trade-offs were required in order to provide the Spartan-3E Starter Kit board with the most functionality.

Configuration Methods Galore!

A typical FPGA application uses a single non-volatile memory to store configuration images. To demonstrate new Spartan-3E capabilities, the starter kit board has three different configuration memory sources that all need to function well together. The extra configuration functions make the starter kit board more complex than typical Spartan-3E applications.

The starter kit board also includes an on-board USB-based JTAG programming interface. The on-chip circuitry simplifies the device programming experience. In typical applications, the JTAG programming hardware resides off-board or in a separate programming module, such as the Xilinx Platform USB cable.

Voltages for all Applications

The Spartan-3E Starter Kit board showcases a triple-output regulator developed by Texas Instruments, the [TPS75003](#) specifically to power Spartan-3 and Spartan-3E FPGAs. This regulator is sufficient for most stand-alone FPGA applications. However, the starter kit board includes DDR SDRAM, which requires its own high-current supply. Similarly, the USB-based JTAG download solution requires a separate 1.8V supply.

Related Resources

- Xilinx MicroBlaze Soft Processor
<http://www.xilinx.com/microblaze>
- Xilinx PicoBlaze Soft Processor
<http://www.xilinx.com/picoblaze>
- Xilinx Embedded Development Kit
http://www.xilinx.com/ise/embedded_design_prod/platform_studio.htm
- Xilinx software tutorials
<http://www.xilinx.com/support/techsup/tutorials/>
- Texas Instruments TPS75003
<http://focus.ti.com/docs/prod/folders/print/tps75003.html>

Switches, Buttons, and Knob

Slide Switches

Locations and Labels

The Spartan-3E Starter Kit board has four slide switches, as shown in [Figure 2-1](#). The slide switches are located in the lower right corner of the board and are labeled SW3 through SW0. Switch SW3 is the left-most switch, and SW0 is the right-most switch.




Figure 2-1: Four Slide Switches

Operation

When in the UP or ON position, a switch connects the FPGA pin to 3.3V, a logic High. When DOWN or in the OFF position, the switch connects the FPGA pin to ground, a logic Low. The switches typically exhibit about 2 ms of mechanical bounce and there is no active debouncing circuitry, although such circuitry could easily be added to the FPGA design programmed on the board.

UCF Location Constraints

[Figure 2-2](#) provides the UCF constraints for the four slide switches, including the I/O pin assignment and the I/O standard used. The PULLUP resistor is not required, but it defines the input value when the switch is in the middle of a transition.


```

NET "SW<0>" LOC = "L13" | IOSTANDARD = LVTTTL | PULLUP ;
NET "SW<1>" LOC = "L14" | IOSTANDARD = LVTTTL | PULLUP ;
NET "SW<2>" LOC = "H18" | IOSTANDARD = LVTTTL | PULLUP ;
NET "SW<3>" LOC = "N17" | IOSTANDARD = LVTTTL | PULLUP ;


```

Figure 2-2: UCF Constraints for Slide Switches

Push-Button Switches

Locations and Labels

The Spartan-3E Starter Kit board has four momentary-contact push-button switches, shown in Figure 2-3. The push buttons are located in the lower left corner of the board and are labeled BTN_NORTH, BTN_EAST, BTN_SOUTH, and BTN_WEST. The FPGA pins that connect to the push buttons appear in parentheses in Figure 2-3 and the associated UCF appears in Figure 2-5.



Notes:

1. All BTN_* push-button inputs require an internal pull-down resistor.
2. BTN_SOUTH is also used as a soft reset in some FPGA applications.

Figure 2-3: Four Push-Button Switches Surround Rotary Push-Button Switch

Operation

Pressing a push button connects the associated FPGA pin to 3.3V, as shown in Figure 2-4. Use an internal pull-down resistor within the FPGA pin to generate a logic Low when the button is not pressed. Figure 2-5 shows how to specify a pull-down resistor within the UCF. There is no active debouncing circuitry on the push button.




Figure 2-4: Push-Button Switches Require an Internal Pull-Down Resistor in FPGA Input Pin

In some applications, the BTN_SOUTH push-button switch is also a soft reset that selectively resets functions within the FPGA.

UCF Location Constraints

Figure 2-5 provides the UCF constraints for the four push-button switches, including the I/O pin assignment and the I/O standard used, and defines a pull-down resistor on each input.

```
NET "BTN_EAST" LOC = "H13" | IOSTANDARD = LVTTL | PULLDOWN ;
NET "BTN_NORTH" LOC = "V4" | IOSTANDARD = LVTTL | PULLDOWN ;
NET "BTN_SOUTH" LOC = "K17" | IOSTANDARD = LVTTL | PULLDOWN ;
NET "BTN_WEST" LOC = "D18" | IOSTANDARD = LVTTL | PULLDOWN ;
```

Figure 2-5: UCF Constraints for Push-Button Switches

Rotary Push-Button Switch

Locations and Labels

The rotary push-button switch is located in the center of the four individual push-button switches, as shown in Figure 2-3. The switch produces three outputs. The two shaft encoder outputs are ROT_A and ROT_B. The center push-button switch is ROT_CENTER.

Operation

The rotary push-button switch integrates two different functions. The switch shaft rotates and outputs values whenever the shaft turns. The shaft can also be pressed, acting as a push-button switch.

Push-Button Switch

Pressing the knob on the rotary/push-button switch connects the associated FPGA pin to 3.3V, as shown in Figure 2-6. Use an internal pull-down resistor within the FPGA pin to generate a logic Low. Figure 2-9 shows how to specify a pull-down resistor within the UCF. There is no active debouncing circuitry on the push button.




Figure 2-6: Push-Button Switches Require Internal Pull-up Resistor in FPGA Input Pin

Rotary Shaft Encoder

In principal, the rotary shaft encoder behaves much like a cam, connected to central shaft. Rotating the shaft then operates two push-button switches, as shown in Figure 2-7. Depending on which way the shaft is rotated, one of the switches opens before the other. Likewise, as the rotation continues, one switch closes before the other. However, when the shaft is stationary, also called the *detent* position, both switches are closed.




Figure 2-7: Basic example of rotary shaft encoder circuitry

Closing a switch connects it to ground, generating a logic Low. When the switch is open, a pull-up resistor within the FPGA pin pulls the signal to a logic High. The UCF constraints in Figure 2-9 describe how to define the pull-up resistor.

The FPGA circuitry to decode the 'A' and 'B' inputs is simple, but must consider the mechanical switching noise on the inputs, also called chatter. As shown in Figure 2-8, the chatter can falsely indicate extra rotation events or even indicate rotations in the opposite

direction! See the Rotary Encoder Interface reference design in “[Related Resources](#)” for an example.




Figure 2-8: Outputs from Rotary Shaft Encoder May Include Mechanical Chatter

UCF Location Constraints

Figure 2-9 provides the UCF constraints for the four push-button switches, including the I/O pin assignment and the I/O standard used, and defines a pull-down resistor on each input.

```
NET "ROT_A"      LOC = "K18" | IOSTANDARD = LVTTTL | PULLUP ;
NET "ROT_B"     LOC = "G18" | IOSTANDARD = LVTTTL | PULLUP ;
NET "ROT_CENTER" LOC = "V16" | IOSTANDARD = LVTTTL | PULLDOWN ;
```

Figure 2-9: UCF Constraints for Rotary Push-Button Switch

Discrete LEDs

Locations and Labels

The Spartan-3E Starter Kit board has eight individual surface-mount LEDs located above the slide switches as shown in Figure 2-10. The LEDs are labeled LED7 through LED0. LED7 is the left-most LED, LED0 the right-most LED.




Figure 2-10: Eight Discrete LEDs

Operation

Each LED has one side connected to ground and the other side connected to a pin on the Spartan-3E device via a 390Ω current limiting resistor. To light an individual LED, drive the associated FPGA control signal High.

UCF Location Constraints

Figure 2-11 provides the UCF constraints for the four push-button switches, including the I/O pin assignment, the I/O standard used, the output slew rate, and the output drive current.

```
NET "LED<7>" LOC = "F9" | IOSTANDARD = LVTTTL | SLEW = SLOW | DRIVE = 8 ;
NET "LED<6>" LOC = "E9" | IOSTANDARD = LVTTTL | SLEW = SLOW | DRIVE = 8 ;
NET "LED<5>" LOC = "D11" | IOSTANDARD = LVTTTL | SLEW = SLOW | DRIVE = 8 ;
NET "LED<4>" LOC = "C11" | IOSTANDARD = LVTTTL | SLEW = SLOW | DRIVE = 8 ;
NET "LED<3>" LOC = "F11" | IOSTANDARD = LVTTTL | SLEW = SLOW | DRIVE = 8 ;
NET "LED<2>" LOC = "E11" | IOSTANDARD = LVTTTL | SLEW = SLOW | DRIVE = 8 ;
NET "LED<1>" LOC = "E12" | IOSTANDARD = LVTTTL | SLEW = SLOW | DRIVE = 8 ;
NET "LED<0>" LOC = "F12" | IOSTANDARD = LVTTTL | SLEW = SLOW | DRIVE = 8 ;
```

Figure 2-11: UCF Constraints for Eight Discrete LEDs

Related Resources


- Rotary Encoder Interface for Spartan-3E Starter Kit (Reference Design)
<http://www.xilinx.com/s3estarter>

Clock Sources

Overview

As shown in [Figure 3-1](#), the Spartan-3E Starter Kit board supports three primary clock input sources, all of which are located below the Xilinx logo, near the Spartan-3E logo.

- The board includes an on-board 50 MHz clock oscillator.
- Clocks can be supplied off-board via an SMA-style connector. Alternatively, the FPGA can generate clock signals or other high-speed signals on the SMA-style connector.
- Optionally install a separate 8-pin DIP-style clock oscillator in the supplied socket.



UG230_c3_01_030306

Figure 3-1: Available Clock Inputs

Clock Connections

Each of the clock inputs connect directly to a global buffer input in I/O Bank 0, along the top of the FPGA. As shown in [Table 3-1](#), each of the clock inputs also optimally connects to an associated DCM.

Table 3-1: Clock Inputs and Associated Global Buffers and DCMs

Clock Input	FPGA Pin	Global Buffer	Associated DCM
CLK_50MHZ	C9	GCLK10	DCM_X0Y1
CLK_AUX	B8	GCLK8	DCM_X0Y1
CLK_SMA	A10	GCLK7	DCM_X1Y1

Voltage Control

The voltage for all I/O pins in FPGA I/O Bank 0 is controlled by jumper JP9. Consequently, these clock resources are also controlled by jumper JP9. By default, JP9 is set for 3.3V. The on-board oscillator is a 3.3V device and might not perform as expected when jumper JP9 is set for 2.5V.

50 MHz On-Board Oscillator

The board includes a 50 MHz oscillator with a 40% to 60% output duty cycle. The oscillator is accurate to ± 2500 Hz or ± 50 ppm.

Auxiliary Clock Oscillator Socket

The provided 8-pin socket accepts clock oscillators that fit the 8-pin DIP footprint. Use this socket if the FPGA application requires a frequency other than 50 MHz. Alternatively, use the FPGA's Digital Clock Manager (DCM) to generate or synthesize other frequencies from the on-board 50 MHz oscillator.

SMA Clock Input or Output Connector

To provide a clock from an external source, connect the input clock signal to the SMA connector. The FPGA can also generate a single-ended clock output or other high-speed signal on the SMA clock connector for an external device.

UCF Constraints

The clock input sources require two different types of constraints. The location constraints define the I/O pin assignments and I/O standards. The period constraints define the clock period—and consequently the clock frequency—and the duty cycle of the incoming clock signal.

Location

[Figure 3-2](#) provides the UCF constraints for the three clock input sources, including the I/O pin assignment and the I/O standard used. The settings assume that jumper JP9 is set for 3.3V. If JP9 is set for 2.5V, adjust the IOSTANDARD settings accordingly.

```
NET "CLK_50MHZ" LOC = "C9" | IOSTANDARD = LVCMOS33 ;
NET "CLK_SMA" LOC = "A10" | IOSTANDARD = LVCMOS33 ;
NET "CLK_AUX" LOC = "B8" | IOSTANDARD = LVCMOS33 ;
```

Figure 3-2: UCF Location Constraints for Clock Sources

Clock Period Constraints

The Xilinx ISE development software uses timing-driven logic placement and routing. Set the clock PERIOD constraint as appropriate. An example constraint appears in Figure 3-3 for the on-board 50 MHz clock oscillator. The CLK_50MHZ frequency is 50 MHz, which equates to a 20 ns period. The output duty cycle from the oscillator ranges between 40% to 60%.

```
# Define clock period for 50 MHz oscillator
NET "CLK_50MHZ" PERIOD = 20.0ns HIGH 40%;
```

Figure 3-3: UCF Clock PERIOD Constraint

Related Resources

- Epson SG-8002JF Series Oscillator Data Sheet (50 MHz Oscillator)
http://www.eea.epson.com/go/Prod_Admin/Categories/EEA/QD/Crystal_Oscillators/prog_oscillators/go/Resources/TestC2/SG8002JF

FPGA Configuration Options

The Spartan-3E Starter Kit board supports a variety of FPGA configuration options:

- Download FPGA designs directly to the Spartan-3E FPGA via JTAG, using the on-board USB interface. The on-board USB-JTAG logic also provides in-system programming for the on-board Platform Flash PROM and the Xilinx XC2C64A CPLD. SPI serial Flash and StrataFlash programming are performed separately.
- Program the on-board 4 Mbit Xilinx XCF04S serial Platform Flash PROM, then configure the FPGA from the image stored in the Platform Flash PROM using Master Serial mode.
- Program the on-board 16 Mbit ST Microelectronics SPI serial Flash PROM, then configure the FPGA from the image stored in the SPI serial Flash PROM using SPI mode.
- Program the on-board 128 Mbit Intel StrataFlash parallel NOR Flash PROM, then configure the FPGA from the image stored in the Flash PROM using BPI Up or BPI Down configuration modes. Further, an FPGA application can dynamically load two different FPGA configurations using the Spartan-3E FPGA's MultiBoot mode. See the Spartan-3E data sheet ([DS312](#)) for additional details on the MultiBoot feature.

Figure 4-1 indicates the position of the USB download/programming interface and the on-board non-volatile memories that potentially store FPGA configuration images. Figure 4-2 provides additional details on configuration options.




Figure 4-1: Spartan-3E Starter Kit FPGA Configuration Options