imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



3.3V CMOS BUFFER/CLOCK DRIVER

FEATURES:

- 0.5 MICRON CMOS Technology
- Guaranteed low skew < 500ps (max.)
- Very low duty cycle distortion < 1.0ns (max.)
- Very low CMOS power levels
- TTL compatible inputs and outputs
- Inputs can be driven from 3.3V or 5V components
- Two independent output banks with 3-state control
- 1:5 fanout per bank
- "Heartbeat" monitor output
- Vcc = $3.3V \pm 0.3V$
- · Available in SSOP, SOIC, and QSOP packages


DESCRIPTION:


The FCT3805 is a 3.3 volt, non-inverting clock driver built using advanced dual metal CMOS technology. The device consists of two banks of drivers, each with a 1:5 fanout and its own output enable control. The device has a "heartbeat" monitor for diagnostics and PLL driving. The MON output is identical to all other outputs and complies with the output specifications in this document. The FCT3805 offers low capacitance inputs with hysteresis.

The FCT3805 is designed for high speed clock distribution where signal quality and skew are critical. The FCT3805 also allows single point-to-point transmission line driving in applications such as address distribution, where one signal must be distributed to multiple recievers with low skew and high signal quality.


For more information on using the FCT3805 with two different input frequencies on bank A and B, please see AN-236.

FUNCTIONAL BLOCK DIAGRAM





PIN CONFIGURATION



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MAY 2010

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to +7	V
VTERM ⁽⁴⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	StorageTemperature	-65 to +150	°C
Ιουτ	DC Output Current	-60 to +60	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vcc terminals.

3. Input terminals.

4. Outputs and I/O terminals.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6	рF
Соит	Output Capacitance	Vout = 0V	5.5	8	рF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description	
OEA, OEB	OEB 3-State Output Enable Inputs (Active LOW)	
INA, INB	Clock Inputs	
OAn, OBn	Clock Outputs	
MON	MonitorOutput	

FUNCTION TABLE (1)

Inpu	uts	Outputs		
OEA, OEB	INA, INB	OAn, OBn	MON	
L	L	L	L	
L	Н	Н	Н	
Н	L	Z	L	
Н	Н	Z	Н	

NOTE:

1. H = HIGH L = LOW

Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified

Commercial: TA = 0° C to + 70° C, Industrial: TA = -40° C to + 85° C, Vcc = 3.3V ± 0.3 V

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Тур.	Max.	Unit
Vih	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2	_	5.5	V
	Input HIGH Level (I/O pins)	1		2	_	Vcc + 0.5	
VIL	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Le	evel	-0.5		0.8	V
Ін	Input HIGH Current (Input pins)	Vcc = Max.	VI = 5.5V	_	_	±1	
	Input HIGH Current (I/O pins)	1	VI = VCC	_	_	±1	μA
lil	Input LOW Current (Input pins)	Vcc = Max.	VI = GND	_		±1	
	Input LOW Current (I/O pins)	1	VI = GND		_	±1	
Іоzн	High Impedence Output Current	Vcc = Max.	Vo = Vcc			±1	μA
lozl	(3-State Output Pins)		Vo = GND	_	_	±1	
Vik	Clamp Diode Voltage	Vcc = Min., IIN = -18mA			-0.7	-1.2	V
IODH	Output HIGH Current	VCC = $3.3V$, VIN = VIH or VIL, VO = $1.5V^{(3)}$		-36	-60	-110	mA
IODL	Output LOW Current	VCC = 3.3V, VIN = VIH or	VIL, VO = 1.5V ⁽³⁾	50	90	200	mA
Vон	Output HIGH Voltage	Vcc = Min.	Iон = -0.1mA	Vcc-0.2	_		
		VIN = VIH or VIL	IOH = -8mA	2.4 ⁽⁵⁾	3	—	V
Vol	Output LOW Voltage	Vcc = Min.	IOL = 0.1mA			0.2	
		VIN = VIH or VIL	IOL = 16mA	_	0.2	0.4	V
			IOL = 24mA	_	0.3	0.5	
IOFF	Input Power Off Leakage	VCC = 0V, VIN = 4.5V		_	_	±1	μA
los	Short Circuit Current ⁽⁴⁾	Vcc = Max., Vo = GND ⁽³⁾		-60	-135	-240	mA
Vн	Input Hysteresis	_		_	150	_	mV
ICCL	Quiescent Power Supply Current	Vcc = Max.			0.1	10	μA
Іссн		VIN = GND or VCC					
lccz							

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

4. This parameter is guaranteed but not tested.

5. VOH = Vcc - 0.6V at rated current.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Cond	ditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
ΔICC	Quiescent Power Supply Current	Vcc = Max.		-	10	30	μA
	TTL Inputs HIGH	VIN = VCC - 0.6V ⁽³⁾					
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max.	VIN = VCC	-	0.035	0.06	mA/MHz
		Outputs Open	VIN = GND				
		OEA = OEB = GND					
		Per Output Toggling					
		50% Duty Cycle					
Ic	Total Power Supply Current ⁽⁶⁾	Vcc = Max.	VIN = VCC	_	0.9	1.6	
		Outputs Open	VIN = GND				
		fo = 25MHz					
		50% Duty Cycle	VIN = VCC - 0.6V	_	0.9	1.6	
		OEA = OEB = VCC	VIN = GND				
		Mon. Output Toggling					
		Vcc = Max.	VIN = VCC	_	20	33 ⁽⁵⁾	mA
		Outputs Open	VIN = GND				
		fo = 50MHz					
		50% Duty Cycle	VIN = VCC - 0.6V	_	20	33 ⁽⁵⁾	
		OEA = OEB = GND	VIN = GND				
		Eleven Outputs Toggling					

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

3. Per TTL driven input (VIN = Vcc -0.6V); all other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

5. Values for these conditions are examples of the Ic formula. These limits are guaranteed but not tested.

6. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD (foNo)$

Icc = Quiescent Current (IccL, IccH and Iccz)

 ΔIcc = Power Supply Current for a TTL High Input (VIN = Vcc -0.6V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fo = Output Frequency

No = Number of Outputs at fo

All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE - COMMERCIAL^(3,4)

			FCT	3805	FCT3	8805A	
Symbol	Parameter	Conditions ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
t PLH	Propagation Delay	CL = 50pF	1.5	5.8	1.5	5	ns
t PHL	INA to OAn, INB to OBn	RL = 500Ω					
tR I	Output Rise Time		-	2	—	2	ns
tF	Output Fall Time		—	2	—	2	ns
tsk(0)	Output skew: skew between outputs of all banks of		—	0.5	—	0.5	ns
	same package (inputs tied together)						
tSK(P)	Pulse skew: skew between opposite transitions		—	1	—	1	ns
	of same output (ItPHLtPLHI)						
tsk(T)	Package skew: skew between outputs of different		_	1.5	_	1.2	ns
	packages being driven by the same input source,						
	power supply voltage, temperature, frequency, and						
	speed grade.						
tPZL	Output Enable Time		1.5	6.5	1.5	6	ns
tPZH	OEA to OAn, OEB to OBn						
tPLZ	Output Disable Time		1.5	5.5	1.5	5	ns
tPHZ	OEA to OAn, OEB to OBn						

SWITCHING CHARACTERISTICS OVER OPERATING RANGE - INDUSTRIAL^(3,4)

			FCT	3805	FCTS	3805A	
Symbol	Parameter	Conditions ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
t PLH	Propagation Delay	CL = 50pF	1.5	5.8	1.5	5.2	ns
t PHL	INA to OAn, INB to OBn	$RL = 500\Omega$					
tR I	Output Rise Time	-	—	2	—	2	ns
tF	Output Fall Time	-	—	2	—	2	ns
tsk(0)	Output skew: skew between outputs of all banks of		—	0.6	—	0.6	ns
	same package (inputs tied together)						
tSK(P)	Pulse skew: skew between opposite transitions	-	—	1	—	1	ns
	of same output (ItPHL tPLHI)	_					
tsk(T)	Package skew: skew between outputs of different		—	1.5	—	1.2	ns
	packages being driven by the same input source,						
	power supply voltage, temperature, frequency, and						
	speed grade.						
tPZL	Output Enable Time	-	1.5	6.5	1.5	6	ns
tPZH	OEA to OAn, OEB to OBn						
tPLZ	Output Disable Time	-	1.5	5.5	1.5	5	ns
tPHZ	⊖́ЕА to OAn, ⊖́Ев to OBn						

NOTES:


1. See test circuits and waveforms.


2. Minimum limits are guaranteed but not tested on Propagation Delays.

3. tPLH, tPHL, tsk(t) are production tested. All other parameters guaranteed but not production tested.

4. Propagation delay range indicated by Min. and Max. limit is due to Vcc, operating temperature and process parameters. These propagation delay limits do not imply skew.

TEST CIRCUITS AND WAVEFORMS






SWITCH POSITION

Test	Switch
Disable LOW	6V
Enable LOW	
Disable HIGH	GND
Enable HIGH	

DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.




tSK(o) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|

Output Skew - tSK(O)




tSK(t) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|

Package Skew - tSK(T)




Package Delay



tSK(p) = |tPHL - tPLH|

Pulse Skew - tSK(P)




Output Skew - tsk(X)

NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- 2. Pulse Generator for All Pulses: f $\leq \! 1.0 MHz;$ tF $\leq \! 2.5 ns;$ tR $\leq \! 2.5 ns$

ORDERINGINFORMATION





CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: clockhelp@idt.com