## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## Features

- Programmable to any frequency from 100 kHz to 250 MHz
- 0.026 ppb frequency tuning resolution
- Glitch suppression on OE, power on and frequency transitions
- Low jitter operation

■ 2- to 4-week lead times

- Total stability includes 10-year aging
- On-chip LDO for power supply noise filtering
- 3.3, 2.5, or 1.8 V operation
- Differential (LVPECL, LVDS, HCSL) or CMOS output options
- Optional integrated 1:2 CMOS fanout buffer
- Industry standard $5 \times 7$ and $3.2 \times 5 \mathrm{~mm}$ packages
- -40 to $85^{\circ} \mathrm{C}$ operation
- Comprehensive production test coverage includes crystal ESR and DLD


## Applications

## - All-digital PLLs

- DAC+ VCXO replacement
- SONET/SDH/OTN
- 3G-SDI/HD-SDI/SDI
- Datacom
- Industrial automation
- FPGA/ASIC clock generation
- FPGA synchronization


## Description

The Si514 user-programmable $\mathrm{I}^{2} \mathrm{C}$ XO utilizes Silicon Laboratories' advanced PLL technology to provide any frequency from 100 kHz to 250 MHz with programming resolution of 0.026 parts per billion. The Si514 uses a single integrated crystal and Silicon Labs' proprietary DSPLL synthesizer to generate any frequency across this range using simple $\mathrm{I}^{2} \mathrm{C}$ commands. Ultra-fine tuning resolution replaces DACs and VCXOs with an all-digital PLL solution that improves performance where synchronization is necessary or in free-running reference clock applications. This solution provides superior supply noise rejection, simplifying low jitter clock generation in noisy environments. Crystal ESR and DLD are individually production-tested to guarantee performance and enhance reliability.
The Si514 is factory-configurable for a wide variety of user specifications, including startup frequency, $I^{2} \mathrm{C}$ address, supply voltage, output format, and stability. Specific configurations are factory-programmed at time of shipment, eliminating long lead times and non-recurring engineering charges associated with custom frequency oscillators.

## Functional Block Diagram




Si514

## Table of Contents

Section Page

1. Electrical Specifications ..... 4
2. Functional Description ..... 12
2.1. Programming a New Output Frequency ..... 12
2.2. Programming a Small Frequency Change (sub $\pm 1000 \mathrm{ppm}$ ) ..... 13
2.3. Programming a Large Frequency Change (> $\pm 1000$ ppm) ..... 14
3. All-Digital PLL Applications ..... 18
4. User Interface ..... 19
4.1. Register Map ..... 19
4.2. Register Detailed Description ..... 20
4.3. $\mathrm{I}^{2} \mathrm{C}$ Interface ..... 25
5. Pin Descriptions ..... 27
5.1. Dual CMOS (1:2 Fanout Buffer) ..... 27
6. Ordering Information ..... 28
7. Package Outline Diagram: $5 \times 7 \mathrm{~mm}, 6$-pin ..... 29
8. PCB Land Pattern: $5 \times 7 \mathrm{~mm}, 6-\mathrm{pin}$ ..... 30
9. Package Outline Diagram: $3.2 \times 5.0 \mathrm{~mm}$, 6-pin ..... 31
10. PCB Land Pattern: $3.2 \times 5.0 \mathrm{~mm}$, 6-pin ..... 32
11. Top Marking ..... 33
11.1. Si514 Top Marking ..... 33
11.2. Top Marking Explanation ..... 33
Document Change List ..... 34
Contact Information ..... 36

## Si514

## 1. Electrical Specifications

Table 1. Operating Specifications
$V_{D D}=1.8 \mathrm{~V} \pm 5 \%, 2.5$ or $3.3 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Symbol | Test Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $V_{\text {DD }}$ | 3.3 V option | 2.97 | 3.3 | 3.63 | V |
|  |  | 2.5 V option | 2.25 | 2.5 | 2.75 | V |
|  |  | 1.8 V option | 1.71 | 1.8 | 1.89 | V |
| Supply Current | $\mathrm{I}_{\mathrm{DD}}$ | CMOS, 100 MHz , single-ended | - | 21 | 26 | mA |
|  |  | LVDS (output enabled) | - | 19 | 23 | mA |
|  |  | LVPECL (output enabled) | - | 39 | 43 | mA |
|  |  | HCSL <br> (output enabled) | - | 41 | 44 | mA |
|  |  | Tristate (output disabled) | - | - | 18 | mA |
| Operating Temperature | $\mathrm{T}_{\text {A }}$ |  | -40 | - | 85 | ${ }^{\circ} \mathrm{C}$ |

Table 2. Input Characteristics
$\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V} \pm 5 \%$, 2.5 or $3.3 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Symbol | Test Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SDA, SCL Input Voltage High | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.80 \times \mathrm{V}_{\mathrm{DD}}$ | - | - | V |
| SDA, SCL Input Voltage Low | $\mathrm{V}_{\mathrm{IL}}$ |  | - | - | $0.20 \times \mathrm{V}_{\mathrm{DD}}$ | V |

Table 3. Output Clock Frequency Characteristics
$V_{D D}=1.8 \mathrm{~V} \pm 5 \%$, 2.5 or $3.3 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Symbol | Test Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Programmable Frequency Range | $\mathrm{F}_{\mathrm{O}}$ | CMOS, Dual CMOS | 0.1 | - | 212.5 | MHz |
|  | $\mathrm{F}_{0}$ | LVDS/LVPECL/HCSL | 0.1 | - | 250 | MHz |
| Frequency Reprogramming Resolution | $\mathrm{M}_{\text {RES }}$ |  | - | 0.026 | - | ppb |
| Frequency Range for Small Frequency Change (Continuous Glitchless Output) |  | From center frequency | -1000 | - | +1000 | ppm |
| Settling time for Small Frequency Change |  | < $\pm 1000 \mathrm{ppm}$ from center frequency | - | - | 100 | $\mu \mathrm{s}$ |
| Settling time for Large Frequency Change (Output Squelched during Frequency Transition) |  | $> \pm 1000 \mathrm{ppm}$ from center frequency | - | - | 10 | ms |
| Total Stability* |  | Frequency Stability Grade C | -30 | - | +30 | ppm |
|  |  | Frequency Stability Grade B | -50 | - | +50 | ppm |
|  |  | Frequency Stability Grade A | -100 | - | +100 | ppm |
| Temperature Stability |  | Frequency Stability Grade C | -20 | - | +20 | ppm |
|  |  | Frequency Stability Grade B | -25 | - | +25 | ppm |
|  |  | Frequency Stability Grade A | -50 | - | +50 | ppm |
| Startup Time | $\mathrm{T}_{\text {SU }}$ | Minimum $\mathrm{V}_{\mathrm{DD}}$ until output frequency ( $\mathrm{F}_{\mathrm{O}}$ ) within specification | - | - | 10 | ms |
| Disable Time | T ${ }_{\text {D }}$ | $\mathrm{F}_{\mathrm{O}}<10 \mathrm{MHz}$ | - | - | 40 | $\mu \mathrm{s}$ |
|  |  | $\mathrm{F}_{\mathrm{O}} \geq 10 \mathrm{MHz}$ | - | - | 5 | $\mu \mathrm{s}$ |
| Enable Time | $\mathrm{T}_{\mathrm{E}}$ | $\mathrm{F}_{\mathrm{O}}<10 \mathrm{MHz}$ | - | - | 60 | $\mu \mathrm{s}$ |
|  |  | $\mathrm{F}_{\mathrm{O}} \geq 10 \mathrm{MHz}$ | - | - | 20 | $\mu \mathrm{s}$ |

*Note: Total stability includes initial accuracy, operating temperature, supply voltage change, load change, shock and vibration (not under operation), and 10 years aging at $40^{\circ} \mathrm{C}$.

## Si514

Table 4. Output Clock Levels and Symmetry
$\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V} \pm 5 \%$, 2.5 or $3.3 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$

| Parameter | Symbol | Test Condition | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS Output Logic <br> High | $\mathrm{V}_{\mathrm{OH}}$ |  | $0.85 \times \mathrm{V}_{\mathrm{DD}}$ | - | - | V |
| CMOS Output Logic <br> Low | $\mathrm{V}_{\mathrm{OL}}$ |  | - | - | $0.15 \times \mathrm{V}_{\mathrm{DD}}$ | V |
| CMOS Output Logic <br> High Drive | $\mathrm{I}_{\mathrm{OH}}$ |  | 3.3 V | -8 | - | - |
|  |  | 2.5 V | -6 | - | - | mA |

Table 5. Output Clock Jitter and Phase Noise (LVPECL)
$\mathrm{V}_{\mathrm{DD}}=2.5$ or $3.3 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$; Output Format $=$ LVPECL

| Parameter | Symbol | Test Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Period Jitter (RMS) | JPRMS | 10 k samples ${ }^{1}$ | - | - | 1.3 | ps |
| Period Jitter (Pk-Pk) | JPPKPK | 10 k samples ${ }^{1}$ | - | - | 11 | ps |
| Phase Jitter (RMS) | $\varphi J$ | 1.875 MHz to 20 MHz integration bandwidth ${ }^{2}$ (brickwall) | - | 0.31 | 0.5 | ps |
|  |  | 12 kHz to 20 MHz integration bandwidth ${ }^{2}$ | - | 0.8 | 1.0 | ps |
| Phase Noise, 156.25 MHz | $\varphi N$ | 100 Hz | - | -86 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | 1 kHz | - | -109 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | 10 kHz | - | -116 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | 100 kHz | - | -123 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | 1 MHz | - | -136 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
| Additive RMS Jitter Due to Power Supply Noise ${ }^{3}$ | JPSR | 10 kHz sinusoidal noise | - | 3.0 | - | ps |
|  |  | 100 kHz sinusoidal noise | - | 3.5 | - | ps |
|  |  | 500 kHz sinusoidal noise | - | 3.5 | - | ps |
|  |  | 1 MHz sinusoidal noise | - | 3.5 | - | ps |
| Spurious | SPR | LVPECL output, 156.25 MHz , offset > 10 kHz | - | -75 | - | dBc |

Notes:

1. Applies to output frequencies: $74.17582,74.25,75,77.76,100,106.25,125,148.35165,148.5,150,155.52,156.25$, $212.5,250 \mathrm{MHz}$.
2. Applies to output frequencies: $100,106.25,125,148.35165,148.5,150,155.52,156.25,212.5$ and 250 MHz .
3. 156.25 MHz . Increase in jitter on output clock due to sinewave noise added to VDD (2.5/3.3 V = 100 mVPP ).

Table 6. Output Clock Jitter and Phase Noise (LVDS)
$\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V} \pm 5 \%$, 2.5 or $3.3 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$; Output Format $=$ LVDS

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Period Jitter (RMS) | JPRMS | 10k samples ${ }^{1}$ | - | - | 2.1 | ps |
| Period Jitter (Pk-Pk) | JPPKPK | 10k samples ${ }^{1}$ | - | - | 18 | ps |
| Phase Jitter (RMS) | $\varphi J$ | 1.875 MHz to 20 MHz integration bandwidth ${ }^{2}$ (brickwall) | - | 0.25 | 0.55 | ps |
|  |  | 12 kHz to 20 MHz integration bandwidth ${ }^{2}$ (brickwall) | - | 0.8 | 1.0 | ps |
| Phase Noise, 156.25 MHz | $\varphi N$ | 100 Hz | - | -86 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | 1 kHz | - | -109 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | 10 kHz | - | -116 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | 100 kHz | - | -123 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | 1 MHz | - | -136 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
| Spurious | SPR | LVPECL output, 156.25 MHz , offset>10 kHz | - | -75 | - | dBc |

## Notes:

1. Applies to output frequencies: $74.17582,74.25,75,77.76,100,106.25,125,148.35165,148.5,150,155.52,156.25$, $212.5,250 \mathrm{MHz}$.
2. Applies to output frequencies: $100,106.25,125,148.35165,148.5,150,155.52,156.25,212.5$ and 250 MHz .

Table 7. Output Clock Jitter and Phase Noise (HCSL)
$\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V} \pm 5 \%, 2.5$ or $3.3 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$; Output Format $=\mathrm{HCSL}$

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Period Jitter (RMS) | JPRMS | 10k samples* | - | - | 1.2 | ps |
| $\begin{array}{\|l} \hline \text { Period Jitter } \\ \text { (Pk-Pk) } \end{array}$ | JPPKPK | 10k samples* | - | - | 11 | ps |
| Phase Jitter (RMS) | $\varphi J$ | 1.875 MHz to 20 MHz integration bandwidth ${ }^{*}$ (brickwall) | - | 0.25 | 0.30 | ps |
|  |  | 12 kHz to 20 MHz integration bandwidth ${ }^{*}$ (brickwall) | - | 0.8 | 1.0 | ps |
| Phase Noise, 156.25 MHz | $\varphi N$ | 100 Hz | - | -90 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | 1 kHz | - | -112 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | 10 kHz | - | -120 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | 100 kHz | - | -127 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | 1 MHz | - | -140 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
| Spurious | SPR | LVPECL output, 156.25 MHz , offset>10 kHz | - | -75 | - | dBc |

*Note: Applies to an output frequency of 100 MHz .

## Table 8. Output Clock Jitter and Phase Noise (CMOS, Dual CMOS)

$\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V} \pm 5 \%, 2.5$ or $3.3 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$; Output Format $=\mathrm{CMOS}$, Dual CMOS

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Phase Jitter (RMS) | $\varphi J$ | 1.875 MHz to 20 MHz integration bandwidth ${ }^{2}$ (brickwall) | - | 0.25 | 0.35 | ps |
|  |  | 12 kHz to 20 MHz integration bandwidth ${ }^{2}$ (brickwall) | - | 0.8 | 1.0 | ps |
| Phase Noise, 156.25 MHz | $\varphi N$ | 100 Hz | - | -86 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | 1 kHz | - | -108 | - | dBc/Hz |
|  |  | 10 kHz | - | -115 | - | dBc/Hz |
|  |  | 100 kHz | - | -123 | - | dBc/Hz |
|  |  | 1 MHz | - | -136 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
| Spurious | SPR | LVPECL output, 156.25 MHz , offset>10 kHz | - | -75 | - | dBc |
| Notes: <br> 1. Applies to output frequencies: $74.17582,74.25,75,77.76,100,106.25,125,148.35165,148.5,150,155.52,156.25$, 212.5 MHz . <br> 2. Applies to output frequencies: $100,106.25,125,148.35165,148.5,150,155.52,156.25,212.5 \mathrm{MHz}$. |  |  |  |  |  |  |

Table 9. Environmental Compliance and Package Information

| Parameter | Conditions/Test Method |
| :--- | :---: |
| Mechanical Shock | MIL-STD-883, Method 2002 |
| Mechanical Vibration | MIL-STD-883, Method 2007 |
| Solderability | MIL-STD-883, Method 2003 |
| Gross and Fine Leak | MIL-STD-883, Method 1014 |
| Resistance to Solder Heat | MIL-STD-883, Method 2036 |
| Moisture Sensitivity Level | MSL 1 |
| Contact Pads | Gold over Nickel |

Table 10. Thermal Characteristics

| Parameter | Symbol | Test Condition | Value | Units |
| :---: | :---: | :---: | :---: | :---: |
| Thermal Resistance Junction to Ambient $^{*}$ | $\theta_{\mathrm{JA}}$ | Still air | 110 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

*Note: Applies to $5 \times 7$ and $3.2 \times 5 \mathrm{~mm}$ packages.

Table 11. Absolute Maximum Ratings ${ }^{1}$

| Parameter | Symbol | Rating | Units |
| :--- | :---: | :---: | :---: |
| Maximum Operating Temperature | $\mathrm{T}_{\text {AMAX }}$ | 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\mathrm{S}}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.5 to +3.8 | V |
| Input Voltage (any input pin) | $\mathrm{V}_{\mathrm{I}}$ | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| ESD Sensitivity (HBM, per JESD22-A114) | HBM | 2 | kV |
| Soldering Temperature (Pb-free profile) ${ }^{2}$ | $\mathrm{~T}_{\text {PEAK }}$ | 260 | ${ }^{\circ} \mathrm{C}$ |
| Soldering Temperature Time at $\mathrm{T}_{\text {PEAK }}(\mathrm{Pb}-\text { free profile })^{2}$ | $\mathrm{~T}_{\mathrm{P}}$ | $20-40$ | sec |

Notes:

1. Stresses beyond those listed in this table may cause permanent damage to the device. Functional operation or specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.
2. The device is compliant with JEDEC J-STD-020.

## 2. Functional Description

The Si514 offers system designers a programmable, low jitter XO solution with exceptionally fine frequency tuning resolution. To enable designers to take full advantage of this flexibility and performance, Silicon Laboratories provides an easy-to-use evaluation kit and intuitive suite of Windows-based software utilities to simplify the Si514 programming process.
The Si5xx-PROG-EVB kit contains the Programmable Oscillator Software suite and an EVB Driver (USBXpress ${ }^{\circledR}$ ) for use with USB-equipped PCs. Go to
http://www.silabs.com/products/clocksoscillators/Pages/DevelopmentTools.aspx for more information.
Alternatively, "2.1. Programming a New Output Frequency" provides designers a detailed description, along with examples, of the frequency programming requirements and process for designers who are interested in learning more about the programming algorithms implemented within the Programmable Oscillator Software suite.

### 2.1. Programming a New Output Frequency

The output frequency (Fout) is determined by programming the feedback multiplier ( $M=M \_I n t . M \_F r a c$ ), HighSpeed Divider (HS_DIV), and Low-Speed Divider (LS_DIV) according to the following formula:

$$
F_{\text {out }}=\frac{\mathrm{F}_{\mathrm{XO}} \times \mathrm{M}}{\mathrm{HS} \_ \text {DIV } \times \mathrm{LS} \_ \text {DIV }}
$$

where $\mathrm{F}_{\mathrm{XO}}=31.98 \mathrm{MHz}$


Figure 1. Block Diagram of Si514
The value of the feedback multiplier $M$ is adjustable in the following range:
■ $65.04065041 \leq \mathrm{M} \leq 78.17385866$.
This keeps the VCO frequency within the range of $2080 \mathrm{MHz} \leq \mathrm{F}_{\mathrm{VCO}} \leq 2500 \mathrm{MHz}$, since the VCO frequency is the product of the internal fixed-frequency crystal ( $\mathrm{F}_{\mathrm{XO}}$ ) and the high-resolution 29-bit fractional multiplier (M). This 29bit resolution of M allows the VCO frequency to have a frequency tuning resolution of 0.026 ppb .
The device comes from the factory with a pre-programmed center frequency within the range of $100 \mathrm{kHz} \leq \mathrm{F}_{\text {OUT }} \leq 250 \mathrm{MHz}$, as specified by the 6-digit code in the part number. (See section "6. Ordering Information" for more information.) To change from the factory-programmed frequency to a different value, the user must follow one of two algorithms based on the magnitude of the frequency change.
■ "Small Frequency Change." To change the frequency by < $\pm 1000 \mathrm{ppm}$, the user must keep the same center frequency and only update the value of M. Refer to section "2.2. Programming a Small Frequency Change (sub $\pm 1000 \mathrm{ppm})$ " on page 13.

- "Large Frequency Change." To change the frequency by $\geq \pm 1000 \mathrm{ppm}$, the user must change the center frequency. This may require updates to the output dividers (HS_DIV and/or LS_DIV) and possibly the LP1 and

LP2 values, in addition to updating the value of M, which requires the VCO to be recalibrated. Refer to section "2.3. Programming a Large Frequency Change (> $\pm 1000 \mathrm{ppm}$ )" on page 14. Figure 2 provides a graphic depiction of the difference between small and large frequency changes.


Programming a new center frequency requires a VCO calibration and the output should be squelched

Figure 2. Small vs. Large Frequency Change Illustration

### 2.2. Programming a Small Frequency Change (sub $\pm 1000 \mathrm{ppm}$ )

The value of the feedback multiplier, M is the only parameter that needs to be updated for output frequency changes less than $\pm 1000 \mathrm{ppm}$ from the center frequency (recalibrating the VCO is NOT required). This enables the output to remain continuous during the change. For example, the output frequency can be swept continuously between 148.5 MHz and 148.352 MHz (i.e., -0.997 ppm ) with no output discontinuities or glitches by changing M in either multiple steps or in a single step. For small frequency changes, each update of M requires $100 \mu \mathrm{~s}$ to settle.

Note: It is not possible to implement a frequency change $\geq \pm 1000 \mathrm{ppm}$ using multiple small frequency changes without changing the center frequency and recalibrating the VCO.
Use the following procedure to make small frequency changes:

1. If the current value of M is already known, then skip to step 2 ; else, using the serial port, read the current M value (Registers 5-9).
2. Calculate the new value of $M$ as follows (all values are in decimal format):
a. Mcurrent $=M_{-} \operatorname{Int}+M_{-} F r a c / 2^{29}($ Eq 2.2 $)$
b. Mnew $=$ Mcurrent $\times \mathrm{F}_{\text {out_new }} / \mathrm{F}_{\text {out_current }} \quad(\mathrm{Eq} 2.3)$
c. $\mathrm{M}_{1}$ Intnew $=\operatorname{INT}[\mathrm{Mnew}]^{*} \quad($ Eq 2.4)
d. $\quad$ M_Fracnew $=\left(\right.$ Mnew $-\operatorname{INT}[$ Mnew] $) \times 2^{29} \quad($ Eq 2.5 $)$
*Where $\operatorname{INT}[\mathrm{n}]$ rounds n down to the nearest integer (e.g., $\operatorname{INT}[3.9]=3$ )
3. Using the $I^{2} \mathrm{C}$ port, write the new value of $\mathrm{M}_{\text {_ }}$ Frac[23:0] (Not all registers need to be updated.) (Registers: 5, 6, 7)
4. If necessary, write new value of $M \_$Int[2:0] and M_Frac[28:24] register. (Register 8)
5. Write $M_{\_} \operatorname{lnt}[8: 3]$. (Register 9 ) Frequency changes take effect when $M \_\operatorname{lnt}[8: 3]$ is written.

## Example 2.1:

An Si514 generating a 148.5 MHz clock must be reconfigured "on-the-fly" to generate a 148.352 MHz clock. This represents a change of -0.996 .633 ppm which is within the $\pm 1000 \mathrm{ppm}$ window.

1. Read the current value of $M$ :
a. Register $5=0 \times D 3$ (M_Frac[7:0])
b. Register $6=0 \times 65$ (M_Frac[15:8])
c. Register $7=0 \times 7 \mathrm{C}$ (M_Frac[23:16])
d. Register $8=0 \times 49$ (M_Int[2:0],M_Frac[28:24])
e. Register $9=0 \times 09$ (M_Int[8:3])
f. $\quad$ M_Int $=0 \mathrm{~b} 001001010=0 \times 4 \mathrm{~A}=0 \mathrm{~d} 74$
g. $M \_$Frac $=0 \times 097 C 65 D 3=159,147,475$
h. $M=M \_$Int $+M \_F r a c / 2^{29}=74+159,147,475 / 2^{29}=74.296435272321105$
2. Calculate Mnew:
a. Mnew $=74.296435272321105 \times 148.352 / 148.5=74.2223889933965$
b. $M$ Intnew $=74=0 \times 4 \mathrm{~A}$
c. M_Fracnew $=0.2223889933965 \times 2^{29}=119,394,181=0 \times 071$ DCF85
3. Write Mnew to Registers 5-7:
a. Register $5=0 \times 85$
b. Register $6=0 \times C F$
c. Register $7=0 \times 1 \mathrm{D}$
4. Write Mnew to Register 8:
a. Register $8=0 \times 47$
5. Write Mnew to Register 9:
a. Register $9=0 \times 09$

### 2.3. Programming a Large Frequency Change ( $> \pm 1000 \mathrm{ppm}$ )

Large frequency changes are those that vary the $\mathrm{F}_{\mathrm{VCO}}$ frequency by an amount greater than $\pm 1000 \mathrm{ppm}$ from an operating $\mathrm{F}_{\text {CENTER. }}$. Figure 2 illustrates the difference between large and small frequency changes. Changing from $\mathrm{F}_{\text {CENTER }}$ to $\mathrm{F}^{\prime}$ CENTER requires a calibration cycle that resets internal circuitry to establish $\mathrm{F}^{\prime}$ CENTER as the new operating center frequency. The below steps are recommended when performing large frequency changes:

1. Disable the output: Write OE register bit to a 0 (Register 132, bit2)
2. If using one of the standard frequencies listed in Table 12, then write the new LP1, LP2, M_Frac, M_Int, HS_DIV and LS_DIV register values according to the table (be sure to write M_Int[8:3] (Register 9) after writing to the M_Frac registers (Registers 5-8)). Skip to Step 9. If the desired frequency is not in the table, then follow steps 4-8 below.
3. Determine the minimum value of LS_DIV (minimizing LS_DIV minimizes the number of dividers on the output stage, thus minimizing jitter) according to the following formula:
a. LS_DIV $=\mathrm{F}_{\mathrm{VCO}}(\mathrm{MIN}) /\left(\mathrm{F}_{\mathrm{OUT}} \times \mathrm{HS}\right.$ DIV(MAX)) $(\mathrm{Eq} 2.6)$
b. LS_DIV $=2080 /\left(\mathrm{F}_{\text {OUT }}(\mathrm{MHz}) \times 1022\right)(\mathrm{Eq} 2.7)$
i. Since LS_DIV is restricted to: dividing by $1,2,4,8,16,32$, choose the next largest value over the result derived in Eq 2.7 (e.g., if result is 4.135 , choose LS_DIV =8)
4. Determine the minimum value for HS_DIV (this optimizes timing margins)
a. HS _DIV $(\mathrm{MIN})=\mathrm{F}_{\mathrm{VCO}}(\mathrm{MIN}) /\left(\mathrm{F}_{\text {OUT }} \times\right.$ LS_DIV) (Eq 2.8)
b. HS_DIV $(\mathrm{MIN})=2080 /\left(\mathrm{F}_{\text {OUT }}(\mathrm{MHz}) \times\right.$ LS_DIV) (Eq 2.9)
i.HS_DIV(MIN) will be the next even number greater than or equal to the result derived in Eq 2.9 (keeping in the range of 10-1022)
Note: SPEED_GRADE_MIN (Reg 48) $\leq$ LS_DIV x HS_DIV $\leq$ SPEED_GRADE_MAX (Reg 49); If outside this range, the output will be forced to the disabled state.
5. Determine a value for M according to the following formula (all values are in decimal format):
a. $\mathrm{M}=$ LS_DIV $\times$ HS_DIV $\times \mathrm{F}_{\text {OUT }} / \mathrm{F}_{\mathrm{XO}}(\mathrm{Eq} 2.10)$
b. $M=$ LS_DIV $x$ HS_DIV $\times F_{\text {OUT }}(\mathrm{MHz}) / 31.98$ (Eq 2.11)
c. $\quad \mathrm{M} \_\mathrm{Int}=\mathrm{INT}[\mathrm{M}](\mathrm{Eq} 2.12)$
d. $\quad M \_F r a c=(M-I N T[M]) \times 2^{29}(E q 2.13)$

Si514

Table 12. Standard Frequency Table

|  |  | DEC |  |  |  |  |  | HEX |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Fout (MHz) | M | M_INT | M_FRAC | HSDIV | LSDIV | LP1 | LP2 | M_INTX | M_FRACX | HSDIVX | LSDIVX | LP1_X | LP2_X |
| 0.100000 | 65.04065041 | 65 | 21824021 | 650 | 5 | 2 | 2 | 41 | 14D0215 | 28A | 5 | 2 | 2 |
| 1.544000 | 65.08167605 | 65 | 43849494 | 674 | 1 | 2 | 2 | 41 | 29D1716 | 2A2 | 1 | 2 | 2 |
| 2.048000 | 65.06466542 | 65 | 34716981 | 1016 | 0 | 2 | 2 | 41 | 211BD35 | 3F8 | 0 | 2 | 2 |
| 4.096000 | 65.06466542 | 65 | 34716981 | 508 | 0 | 2 | 2 | 41 | 211BD35 | 1FC | 0 | 2 | 2 |
| 4.915200 | 65.16712946 | 65 | 89726943 | 424 | 0 | 2 | 2 | 41 | 5591FDF | 1A8 | 0 | 2 | 2 |
| 19.440000 | 65.65103189 | 65 | 349520087 | 108 | 0 | 2 | 3 | 41 | 14D540D7 | 6C | 0 | 2 | 3 |
| 24.576000 | 66.08930582 | 66 | 47945695 | 86 | 0 | 2 | 3 | 42 | 2DB97DF | 56 | 0 | 2 | 3 |
| 25.000000 | 65.66604128 | 65 | 357578187 | 84 | 0 | 2 | 3 | 41 | 155035CB | 54 | 0 | 2 | 3 |
| 27.000000 | 65.85365854 | 65 | 458304437 | 78 | 0 | 2 | 3 | 41 | 1B512BB5 | 4E | 0 | 2 | 3 |
| 38.880000 | 65.65103189 | 65 | 349520087 | 54 | 0 | 2 | 3 | 41 | 14D540D7 | 36 | 0 | 2 | 3 |
| 44.736000 | 67.14596623 | 67 | 78365022 | 48 | 0 | 2 | 3 | 43 | 4ABC15E | 30 | 0 | 2 | 3 |
| 54.000000 | 67.54221388 | 67 | 291098862 | 40 | 0 | 2 | 3 | 43 | 1159D0EE | 28 | 0 | 2 | 3 |
| 62.500000 | 66.44777986 | 66 | 240399983 | 34 | 0 | 2 | 3 | 42 | E54366F | 22 | 0 | 2 | 3 |
| 65.536000 | 65.57698562 | 65 | 309766794 | 32 | 0 | 2 | 3 | 41 | 1276AA8A | 20 | 0 | 2 | 3 |
| 74.175824 | 69.58332458 | 69 | 313169998 | 30 | 0 | 3 | 3 | 45 | 12AA984E | 1E | 0 | 3 | 3 |
| 74.250000 | 69.65290807 | 69 | 350527350 | 30 | 0 | 3 | 3 | 45 | 14E49F76 | 1E | 0 | 3 | 3 |
| 77.760000 | 68.08255159 | 68 | 44319550 | 28 | 0 | 3 | 3 | 44 | 2A4433E | 1 C | 0 | 3 | 3 |
| 106.250000 | 66.44777986 | 66 | 240399983 | 20 | 0 | 2 | 3 | 42 | E54366F | 14 | 0 | 2 | 3 |
| 125.000000 | 70.3564728 | 70 | 191379875 | 18 | 0 | 3 | 3 | 46 | B6839A3 | 12 | 0 | 3 | 3 |
| 148.351648 | 74.22221288 | 74 | 119299633 | 16 | 0 | 3 | 4 | 4A | 71C5E31 | 10 | 0 | 3 | 4 |
| 148.500000 | 74.29643527 | 74 | 159147475 | 16 | 0 | 3 | 4 | 4A | 97C65D3 | 10 | 0 | 3 | 4 |
| 150.000000 | 65.66604128 | 65 | 357578187 | 14 | 0 | 2 | 3 | 41 | 155035CB | E | 0 | 2 | 3 |
| 155.520000 | 68.08255159 | 68 | 44319550 | 14 | 0 | 3 | 3 | 44 | 2A4433E | E | 0 | 3 | 3 |
| 156.250000 | 68.40212633 | 68 | 215889929 | 14 | 0 | 3 | 3 | 44 | CDE3809 | E | 0 | 3 | 3 |
| 212.500000 | 66.44777986 | 66 | 240399983 | 10 | 0 | 2 | 3 | 42 | E54366F | A | 0 | 2 | 3 |
| 250.000000 | 78.17385866 | 78 | 93339658 | 10 | 0 | 4 | 4 | 4E | 590400A | A | 0 | 4 | 4 |

6. Determine values for LP1 and LP2 according to Table 13:

Table 13. LP1, LP2 Values

| Fvco_max | Fvco_min | M_max | M_min | LP1 | LP2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2500000000.00000 | 2425467616.18572 | 78.173858662 | 75.843265046 | 4 | 4 |
| 2425467616.18572 | 2332545246.89005 | 75.843265046 | 72.937624981 | 3 | 4 |
| 2332545246.89005 | 2170155235.53450 | 72.937624981 | 67.859763463 | 3 | 3 |
| 2170155235.53450 | 2087014168.27005 | 67.859763463 | 65.259980246 | 2 | 3 |
| 2087014168.27005 | 2080000000.00000 | 65.259980246 | 65.040650407 | 2 | 2 |

7. Write new LP1, LP2, M_Frac, M_Int, HS_DIV and LS_DIV register values (be sure to write M_Int[8:3] (Register 9) after writing to the M_Frac registers (Registers 5-8)
8. Write FCAL (Register 132, bit 0 ) to a 1 (this bit auto-resets, so it will always read as 0 ).
9. Enable the output: Write OE register bit to a 1 .

The Si514 does not automatically detect large frequency changes. The user needs to assert the FCAL register bit to initiate the calibration cycle required to re-center the VCO around the new frequency. Large frequency changes are discontinuous and output may skip to intermediate frequencies or generate glitches. Resetting the OE bit before FCAL will prevent intermediate frequencies from appearing on the output while Si514 completes a calibration cycle and settles to $\mathrm{F}^{\prime}$ CENTER. Settling time for large frequency changes is 10 msec maximum.

## Example 2.2:

The user has a part that is programmed with SPEED_GRADE_MIN $=20$ and SPEED_GRADE_MAX $=250$ that is programmed from the factory for $\mathrm{F}_{\text {OUT }}=50 \mathrm{MHz}$ and wants to change to an STS-1 rate of 51.84 MHz . This represents a change of $+36,800 \mathrm{ppm}$ which exceeds $\pm 1000 \mathrm{ppm}$ and therefore requires a large frequency change process.

1. Write Reg 132, bit 2 to a 0 to disable the output.
2. Since 51.84 MHz is not in Table 2.1, the divider parameters must be calculated.
3. Calculate LS_DIV by using Eq 2.7:
a. LS_DIV $=2080 /(51.84 \times 1022)=0.039$
b. Since $0.039<1$, use a divide-by-one (bypass), therefore LS_DIV $=0$
4. Calculate HS_DIV(MIN) by using Eq 2.9:
a. HS _DIV $(\mathrm{MIN})=2080 /(51.84 \times 1)=40.123$
b. Since $40.123>40$, use HS_DIV(MIN) $=42=0 \times 2 \mathrm{~A}$
5. From Eq 2.11:
a. $\mathrm{M}=1 \times 42 \times 51.84 / 31.98=68.08255159474$
b. $M \_$Int $=68=0 \times 44$
c. M_Frac $^{\prime}=0.08255259474 \times 2^{29}=44,320,087=0 \times 2 \mathrm{~A} 44557$
6. From Table 2.2:
a. $\mathrm{LP} 1=3$
b. $L P 2=3$
7. Write Registers $0,5-11$ :
a. Register $0=0 \times 33$
b. Register $5=0 \times 57$ (M_Frac[7:0])
c. Register $6=0 \times 45$ (M_Frac[15:8])
d. Register $7=0 x A 4$ (M_Frac[23:16])
e. Register $8=0 \times 42$ (M_Int[2:0],M_Frac[28:24])
f. Register $9=0 \times 05$ (M_Int[8:3])
g. Register $10=0 \times 2 \mathrm{~A}$
h. Register $11=0 \times 00$
8. Calibrate the VCO by writing Register 132, bit 0 to a 1.
9. Enable the output by writing Register 132, bit 2 to a 1.

## 3. All-Digital PLL Applications

The S 514 uses a high resolution divider M that enables fine frequency adjustments with resolution better than 0.026 parts per billion. Fine frequency adjustments are useful when making frequency corrections that compensate for changing ambient conditions, long term aging or when locking the Si 514 to an input clock reference. Figure 3 shows a typical implementation using a system IC such as an FPGA to control the output of the Si514 in a phaselocked application. Refer to "AN575: An Introduction to FPGA-Based ADPLLs" for more information.


Figure 3. All-Digital PLL Application Using Si514 with Dual CMOS Output
Since small frequency changes must be within $\pm 1000$ ppm of the center frequency, HS_DIV and LS_DIV remain constant. The below expression can be used to calculate a new $\mathrm{M}_{2}$ divider value based on a desired output frequency shift, where $\Delta \mathrm{F}_{\text {OUT }}$ is in ppm.

$$
M_{2}=M_{1}\left(1-\Delta F_{\text {OUT }} \times 10^{-6}\right)
$$

Some systems, particularly those that use feedback control, can simplify the computation by implementing an approximate frequency change based on toggling a bit position or adding/subtracting a bit to the existing M_Frac value. Since $M$ ranges approximately $\pm 10 \%$ between 65.04065041 and 78.17385866 , the effect of changing M_Frac by a single bit depends only slightly on the absolute value of $M$.
For $\mathrm{M}=71$ near the midpoint of the range, toggling M_Frac[0] changes the output frequency by 0.026 ppb . Each higher order bit doubles the influence such that toggling M_Frac[1] is 0.052 ppb, M_Frac[2] is 0.1 ppb, etc. Figure 4 shows this trend across multiple registers generalized to M_Frac[N]. Coarse changes greater than $\pm 1.7 \mathrm{ppm}$ are possible but most applications require finer transitions. Toggling each bit involves incrementing or decrementing the bit position. Writing M_Int[8:3] in register 9 completes the operation.


Figure 4. Output Frequency Change When Toggling M_Frac[N], M=71

## 4. User Interface

### 4.1. Register Map

Table 14 displays the Si514 user register map. Registers not shown are reserved. Registers with reserved bits are read-modify-write.

Table 14. User Register Map

| Address | Bit |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | LP1[3:0] |  |  |  | LP2[3:0] |  |  |  |
| 5 | M_Frac [7:0] |  |  |  |  |  |  |  |
| 6 | M_Frac [15:8] |  |  |  |  |  |  |  |
| 7 | M_Frac [23:16] |  |  |  |  |  |  |  |
| 8 | M_Int [2:0] |  |  | M_Frac [28:24] |  |  |  |  |
| 9 | M_Int [8:3] |  |  |  |  |  |  |  |
| 10 | HS_DIV [7:0] |  |  |  |  |  |  |  |
| 11 | LS_DIV [ 2:0] |  |  |  |  |  | HS_DIV [9:8] |  |
| 14 |  |  | OE_STATE [1:0] |  |  |  |  |  |
| 128 | RST |  |  |  |  |  |  |  |
| 132 |  |  |  |  |  | OE |  | FCAL |

### 4.2. Register Detailed Description

Note: Registers not shown are reserved. Registers with reserved bits are read-modify-write.

## Register 0.

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | LP1[3:0] |  |  |  |  | $\mathbf{0}$ |  |
| Type | R/3:0] |  |  |  |  |  |  |
| Default | Varies | R/W |  |  |  |  |  |


| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 4$ | LP1[3:0] | Sets loop compensation factor LP1. Value depends on VCO frequency. |
| $3: 0$ | LP2[3:0] | Sets loop compensation factor LP2. Value depends on VCO frequency. |

## Register 5.

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | M_Frac[7:0] |  |  |  |  |  |  |  |
| Type | R/W |  |  |  |  |  |  |  |
| Default | Varies |  |  |  |  |  |  |  |


| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 0$ | M_Frac[7:0] | Fractional part of feedback divider $M$ that sets up the output frequency. Frequency <br> updates take effect when $M \_\operatorname{lnt}[8: 3]$ is written. |

## Register 6.

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | M_Frac[15:8] |  |  |  |  |  |  |  |
| Type | R/W |  |  |  |  |  |  |  |
| Default | Varies |  |  |  |  |  |  |  |


| Bit | Name | Function |
| :---: | :---: | :--- |
| 7:0 | M_Frac[15:8] | Fractional part of feedback divider M that sets up the output frequency. Frequency <br> updates take effect when M_Int[8:3] is written. |

## Register 7.

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | M_Frac[23:16] |  |  |  |  |  |  |  |
| Type | R/W |  |  |  |  |  |  |  |
| Default |  |  |  |  |  |  |  |  |


| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 0$ | M_Frac[23:16] | Fractional part of feedback divider $M$ that sets up the output frequency. Frequency <br> updates take effect when $M \_$Int[8:3] is written. |

## Register 8.

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | M_Int[2:0] $_{\text {M_Frac[28:24] }}$ |  |  |  |  |  |  |
| Type | R/W | R/W |  |  |  |  |  |
| Default | Varies |  |  |  |  |  |  |


| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 5$ | M_Int[2:0] | Integer part of feedback divider $M$ that sets the output frequency. Frequency updates <br> take effect when $M_{-} \operatorname{Int}[8: 3]$ is written. |
| $4: 0$ | M_Frac[28:24] | Fractional part of feedback divider $M$ that sets up the output frequency. Frequency <br> updates take effect when $M_{-} \operatorname{Int}[8: 3]$ is written. |

## Register 9.

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name |  |  | M_Int[8:3] |  |  |  |  |  |
| Type | R/W $/$ R/W |  |  |  |  |  |  |  |
| Default | Varies |  |  |  |  |  |  |  |


| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 6$ | Reserved |  |
| $5: 0$ | $M^{\prime} \_$Int[8:3] | Integer part of feedback divider $M$ that sets the output frequency. Frequency updates <br> take effect when $M \_$Int[8:3] is written. |

## Register 10.

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Name | $\mathbf{0}$ |  |  |  |  |  |  |
| Type |  |  |  |  |  |  |  |
| Default | R/W $7: 0]$ |  |  |  |  |  |  |


| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 0$ | HS_DIV[7:0] | Integer divider that divides VCO frequency and provides output to LS_DIV. Follow the <br> large frequency change procedure when updating. The allowed values are even num- <br> bers in the range from 10 to 1022 (i.e., 10, 12, 14, 16, $\ldots ., 1022) . ~ T h e ~ d e c i m a l ~ v a l u e ~$ |
| represents the actual divide value (i.e. 12 means divide-by-12). |  |  |

## Register 11.

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | LS_DIV[2:0] |  |  |  |  |  | R/W | R/W |
| Type | R/W | Varies | R/W |  |  |  |  |  |
| Default |  |  |  |  |  |  |  |  |


| Bit | Name | Function |
| :---: | :---: | :--- |
| 7 | Reserved |  |
| $6: 4$ | LS_DIV[2:0] | Last output divider stage. Used during large frequency changes. To update, follow <br> large frequency change procedure. LS_DIV value updates asynchronously. <br> 000: divide-by-1 <br> 001: divide-by-2 <br> 010: divide-by-4 <br> 011: divide-by-8 <br> 100: divide-by-16 <br> 101: divide-by-32 <br> All others reserved. |
| $3: 2$ | Reserved |  |
| $1: 0$ | HS_DIV[9:8] | Integer divider that divides VCO frequency and provides output to LS-DIV. Follow the <br> large frequency change procedure when updating. The allowed values are even num- <br> bers in the range from 10 to 1022 (i.e., 10, 12, 14, 16, ..., 1022). The decimal value <br> represents the actual divide value (i.e., 12 means divide-by-12). |

## Register 14.

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name |  |  | OE_STATE[1:0] |  |  |  |  |  |
| Type | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Default | 0 | 0 |  |  |  |  |  |  |


| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 6$ | Reserved |  |
| $5: 4$ | OE_STATE[1:0] | Sets logic state of output when output disabled. <br> 00: high impedance <br> 10: logic low when output disabled <br> 01: logic high when output disabled <br> 11: reserved |
| $3: 0$ | Reserved |  |

Register 128.

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | RST |  |  |  |  |  |  |  |
| Type | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Default | 0 |  |  |  |  |  |  |  |


| Bit | Name | Function |
| :---: | :---: | :--- |
| 7 | RST | Global Reset. <br> Resets all register values to default values. Self-clearing. |
| $6: 0$ | Reserved |  |

## Register 132.

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name |  |  |  |  |  | OE |  | FCAL |
| Type | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Default |  |  | 1 |  | 0 |  |  |  |


| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 3$ | Reserved |  |
| 2 | OE | Output Enable. <br> OE can stop in high, low or high impedance state. <br> 1: Output driver enabled. <br> 0: Output driver powered down. OE_STATE register determines output state when dis- <br> abled. |
| 1 | Reserved |  |
| 0 | FCAL | Initiates frequency calibration cycle. Necessary when making large frequency <br> changes. Frequency calibration cycle takes 10 msec maximum. To prevent intermedi- <br> ate frequencies on the output, set disable output using OE register. Self-clearing. |

## 4.3. $I^{2} \mathrm{C}$ Interface

Configuration and operation of the Si514 is controlled by reading and writing to the RAM space using the $\mathrm{I}^{2} \mathrm{C}$ interface. The device operates in slave mode with 7 -bit addressing and can operate in Standard-Mode ( 100 kbps ) or Fast-Mode ( 400 kbps ). Burst data transfer with auto address increments are also supported.
The $I^{2} \mathrm{C}$ bus consists of a bidirectional serial data line (SDA) and a serial clock input (SCL). Both the SDA and SCL pins must be connected to the VDD supply via an external pull-up as recommended by the ${ }^{2} \mathrm{C}$ specification. The Si514 7 -bit $I^{2} \mathrm{C}$ slave address is user-customized during the part number configuration process. See " 5 . Pin Descriptions" on page 27 for more details.
Data is transferred MSB first in 8 -bit words as specified by the $I^{2} \mathrm{C}$ specification. A write command consists of a 7 bit device (slave) address + a write bit, an 8 -bit register address, and 8 bits of data as shown in Figure 5 .
A write burst operation is also shown where every additional data word is written using an auto-incremented address.

## Write Operation - Single Byte

| S | SIv Addr [6:0] | 0 | A | Reg Addr [7:0] | A | Data [7:0] | A | P |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Write Operation - Burst (Auto Address Increment)


| From slave to master | $\begin{aligned} & 1 \text { - Read } \\ & 0-\text { Write } \end{aligned}$ |
| :---: | :---: |
| From master to slave | A - Acknowledge (SDA LOW) |
|  | N - Not Acknowledge (SDA HIGH) |
|  | S - START condition |

Figure $5.1^{2} \mathrm{C}$ Write Operation
A read operation is performed in two stages. A data write is used to set the register address, then a data read is performed to retrieve the data from the set address. A read burst operation is also supported. This is shown in Figure 6.

