

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# FAST CMOS OCTAL BUFFER/LINE DRIVER

# IDT54/74FCT240AT/CT


### **FEATURES:**

- · A and C grades
- Low input and output leakage ≤1µA (max.)
- CMOS power levels
- True TTL input and output compatibility:
  - VOH = 3.3V (typ.)
  - -VOL = 0.3V (typ.)
- High Drive outputs (-15mA IOH, 64mA IOL)
- Meets or exceeds JEDEC standard 18 specifications
- Military product compliant to MIL-STD-883, Class B and DESC listed (dual marked)
- · Power off disable outputs permit "live insertion"
- · Available in the following packages:
  - Industrial: SOIC, SSOP, QSOP
  - Military: CERDIP, LCC

### **DESCRIPTION:**


The IDT octal buffer/line driver is built using an advanced dual metal CMOS technology. The FCT240T is designed to be employed as a memory and address driver, clock driver, and bus-oriented transmitter/ receiver which provides improved board density.

# **FUNCTIONAL BLOCK DIAGRAM**




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

# PIN CONFIGURATION



CERDIP/ SOIC/ SSOP/ QSOP TOP VIEW



LCC TOP VIEW

# **ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7	٧
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
lout	DC Output Current	-60 to +120	mA

#### NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Inputs and Vcc terminals only.
- 3. Output and I/O terminals only.

# **CAPACITANCE** (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	рF
Соит	Output Capacitance	Vout = 0V	8	12	pF

#### NOTE:

1. This parameter is measured at characterization but not tested.

# **PIN DESCRIPTION**

Pin Names	Description			
ΘΕA, ΘΕΒ	3-State Output Enable Inputs (Active LOW)			
Dxx	Inputs			
Ōxx	Outputs			

### **FUNCTION TABLE**(1)

	Inputs		
ŌĒA	ОЕв	D	Outputs
L	L	L	Н
L	L	Н	L
Н	Н	Х	Z

#### NOTE:

- 1. H = HIGH Voltage Level
  - X = Don't Care
  - L = LOW Voltage Level
  - Z = High Impedance

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, VCC =  $5.0V \pm 5\%$ ; Military: TA = -55°C to +125°C, VCC =  $5.0V \pm 10\%$ 

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2	_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		_	_	0.8	V
lih	Input HIGH Current <sup>(4)</sup>	Vcc = Max.	VI = 2.7V	_	_	±1	μA
lıL	Input LOW Current <sup>(4)</sup>	Vcc = Max.	VI = 0.5V	_	_	±1	μA
lozh	High Impedance Output Current	Vcc = Max	Vo = 2.7V	1	_	±1	μA
lozL	(3-State output pins) <sup>(4)</sup>	Vo = 0.5V		_	_	±1	
lı	Input HIGH Current <sup>(4)</sup>	Vcc = Max., VI = Vcc (Max.)		_	_	±1	μA
VIK	Clamp Diode Voltage	Vcc = Min, In = -18mA		_	-0.7	-1.2	V
VH	Input Hysteresis			1	200	_	mV
Icc	Quiescent Power Supply Current	Vcc = Max., Vin = GND or Vcc		_	0.01	1	mA

# **OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>			Typ. <sup>(2)</sup>	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min	IOH = -6mA MIL	2.4	3.3	_	
		VIN = VIH or VIL	IOH = -8mA IND				V
			IOH = -12mA MIL	2	3	_	
			IOH = -15mA IND				
Vol	Output LOW Voltage	Vcc = Min	IOL = 48mA MIL	_	0.3	0.55	V
		VIN = VIH or VIL	IOL = 64mA IND				
los	Short Circuit Current	Vcc = Max., Vo = GND <sup>(3)</sup>		-60	-120	-225	mA

#### NOTES

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- 4. The test limit for this parameter is  $\pm 5\mu A$  at  $T_A = -55^{\circ}C$ .

# **POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ.(2)	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	$Vcc = Max.$ $Vin = 3.4V^{(3)}$		-	0.5	2	mA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max. Outputs Open  OEA = OEB = GND One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	ı	0.15	0.25	mA/ MHz
Ic	Total Power Supply Current <sup>(6)</sup>	Vcc = Max. Outputs Open fi = 10MHz	VIN = VCC VIN = GND	_	1.5	3.5	mA
		50% Duty Cycle $\overline{OE}A = \overline{OE}B = GND$ One Bit Toggling	VIN = 3.4V VIN = GND	_	1.8	4.5	
		Vcc = Max. Outputs Open fi = 2.5MHz	VIN = VCC VIN = GND	_	3	6(5)	
		50% Duty Cycle $\overline{OE}A = \overline{OE}B = GND$ Eight Bits Toggling	VIN = 3.4V VIN = GND	_	5	14 <sup>(5)</sup>	

#### NOTES:

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input; (VIN = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of  $\Delta$ Icc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD (fCP/2+ fiNi)$ 

Icc = Quiescent Current

 $\Delta Icc$  = Power Supply Current for a TTL High Input (VIN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)

fi = Output Frequency

Ni = Number of Outputs at fi

All currents are in milliamps and all frequencies are in megahertz.


# SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			FCT240AT		AT FCT240CT						
			Ir	ıd.	IV	lil.	In	d.	М	il.	
Symbol	Parameter	Condition <sup>(1)</sup>	Min.(2)	Max.	Min.(2)	Max.	Min.(2)	Max.	Min.(2)	Max.	Unit
tplH	Propagation Delay	CL = 50pF	1.5	4.8	1.5	5.1	1.5	4.3	1.5	4.7	ns
tPHL	Dx to $\overline{O}x$	$RL = 500\Omega$									
tpzh	Output Enable Time		1.5	6.2	1.5	6.5	1.5	5.8	1.5	6.5	ns
tPZL											
tPHZ	Output Disable Time		1.5	5.6	1.5	5.9	1.5	5.2	1.5	5.7	ns
tPLZ											

#### NOTES:


- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.

# **TEST CIRCUITS AND WAVEFORMS**




Octal Link

### Test Circuits for All Outputs



Set-Up, Hold, and Release Times



Propagation Delay Octal Link


# **SWITCH POSITION**

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

#### **DEFINITIONS:**


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZouT of the Pulse Generator.



Pulse Width


Octal Link



### NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.

# ORDERING INFORMATION



# **Datasheet Document History**

09/29/09 Pg. 6 Updated the ordering information by removing the "IDT" notation and non RoHS part.



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: logichelp@idt.com