

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









QUAD FREQUENCY VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 10 MHz to 1.4 GHz

Features

- Available with any-rate output frequencies from 10–945 MHz and selected frequencies to 1.4 GHz
- Four selectable output frequencies
- 3rd generation DSPLL[®] with superior jitter performance
- 3x better frequency stability than SAW-based oscillators
- Internal fixed crystal frequency ensures high reliability and low aging
- Available CMOS, LVPECL, LVDS, and CML outputs
- 3.3, 2.5, and 1.8 V supply options
- Industry-standard 5 x 7 mm package and pinout
- Pb-free/RoHS-compliant



Applications


- SONET/SDH
- xDSL
- 10 GbE LAN / WAN
- Low jitter clock generation
- Optical modules
- Clock and data recovery

Description

The Si554 quad-frequency VCXO utilizes Silicon Laboratories' advanced DSPLL® circuitry to provide a very low jitter clock for all output frequencies. The Si554 is available with any-rate output frequency from 10 to 945 MHz and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a different crystal is required for each output frequency, the Si554 uses one fixed crystal frequency to provide a wide range of output frequencies. This IC-based approach allows the crystal resonator to provide exceptional frequency stability and reliability. In addition, DSPLL clock synthesis provides superior supply noise rejection, simplifying the task of generating low jitter clocks in noisy environments typically found in communication systems. The Si554 IC-based VCXO is factory-configurable for a wide variety of user specifications including frequency, supply voltage, output format, tuning slope, and temperature stability. Specific configurations are factory-programmed at time of shipment, thereby eliminating the long lead times associated with custom oscillators.

Pin Assignments: See page 9. (Top View) FS[1] Vc 1 6 VDD OE 2 5 CLKGND 3 4 CLK+ FS[0]

Functional Block Diagram



1. Electrical Specifications

Table 1. Recommended Operating Conditions

| Parameter | Symbol | Test Condition | Min | Тур | Max | Units |
|--|-----------------|---|------------------------|------------------------|-------------------------|-------|
| Supply Voltage ¹ | | 3.3 V option | 2.97 | 3.3 | 3.63 | V |
| | V_{DD} | 2.5 V option | 2.25 | 2.5 | 2.75 | V |
| | | 1.8 V option | 1.71 | 1.8 | 1.89 | V |
| Supply Current | I _{DD} | Output enabled LVPECL CML LVDS CMOS | _ _ _ _ | 120 108 99 90 | 130 117 108 98 | mA |
| | | Tristate mode | _ | 60 | 75 | mA |
| Output Enable (OE) and Frequency Select FS[1:0] ² | | V _{IH} | 0.75 x V _{DD} | _ | | V |
| and Frequency Select FS[1:0] | | V _{IL} | _ | _ | 0.5 | V |
| Operating Temperature Range | T _A | | -40 | _ | 85 | ōС |

Notes:

- 1. Selectable parameter specified by part number. See Section 3. "Ordering Information" on page 10 for further details.
- 2. OE and FS[1:0] pins include a 17 k Ω resistor to VDD.

Table 2. V_C Control Voltage Input

| Parameter | Symbol | Test Condition | Min | Тур | Max | Units |
|---|-------------------|------------------------------|------------|--------------------|----------|-------|
| Control Voltage Tuning Slope ^{1,2,3} | | 10 to 90% of V _{DD} | _ | 33 | | ppm/V |
| | | | | 45 | | |
| | K_V | | | 90 | | |
| | IΛ | | | 135 | | |
| | | | | 180 | | |
| | | | | 356 | | |
| Control Voltage Linearity ⁴ | Luc | BSL | - 5 | ±1 | +5 | % |
| | L _{VC} | Incremental | -10 | ±5 | +10 | % |
| Modulation Bandwidth | BW | | 9.3 | 10.0 | 10.7 | kHz |
| V _C Input Impedance | Z _{VC} | | 500 | _ | _ | kΩ |
| Nominal Control Voltage | V _{CNOM} | @ f _O | _ | V _{DD} /2 | _ | V |
| Control Voltage Tuning Range | V _C | | 0 | | V_{DD} | V |

Notes:

- 1. Positive slope; selectable option by part number. See Section 3. "Ordering Information" on page 10.
- 2. For best jitter and phase noise performance, always choose the smallest K_V that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope (K_V), Stability, and Absolute Pull Range (APR)" for more information.
- **3.** K_V variation is $\pm 10\%$ of typical values.
- **4.** BSL determined from deviation from best straight line fit with V_C ranging from 10 to 90% of V_{DD} . Incremental slope determined with V_C ranging from 10 to 90% of V_{DD} .



Table 3. CLK± Output Frequency Characteristics

| Parameter | Symbol | Test Condition | Min | Тур | Max | Units |
|---------------------------------------|------------------|--|------|-----|------|-------|
| Nominal Frequency ^{1,2,3} | f _O | LVDS/CML/LVPECL | 10 | _ | 945 | MHz |
| | | CMOS | 10 | _ | 160 | MHz |
| Temperature Stability ^{1,4} | | $T_A = -40 \text{ to } +85 ^{\circ}\text{C}$ | -20 | _ | +20 | |
| | | | -50 | _ | +50 | ppm |
| | | | -100 | _ | +100 | |
| Absolute Pull Range ^{1,4} | APR | | ±12 | _ | ±375 | ppm |
| Aging | | Frequency drift over first year. | _ | _ | ±3 | nnm |
| | | Frequency drift over 15 year life. | _ | _ | ±10 | ppm |
| Power up Time ⁵ | tosc | | _ | _ | 10 | ms |
| Settling Time After FS[1:0] Change | t _{FRQ} | Both FS[1] and FS[0] changing simultaneously | | _ | 20 | ms |

- 1. See Section 3. "Ordering Information" on page 10 for further details.
- 2. Specified at time of order by part number. Also available in frequencies from 970 to 1134 MHz and 1213 to 1417 MHz.
- 3. Nominal output frequency set by $V_{CNOM} = V_{DD}/2$.
- 4. Selectable parameter specified by part number.
- **5.** Time from power up or tristate mode to f_O (to within ± 1 ppm of f_O).

Table 4. CLK± Output Levels and Symmetry

| Parameter | Symbol | Test | Condition | Min | Тур | Max | Units |
|-----------------------------------|--------------------------------|-------------------------------------|--|------------------------|------------------------|------------------------|----------|
| LVPECL Output Option ¹ | Vo | m | id-level | V _{DD} – 1.42 | _ | V _{DD} – 1.25 | V |
| | V _{OD} | sw | swing (diff) | | _ | 1.9 | V_{PP} |
| | V _{SE} | swing (s | single-ended) | 0.55 | _ | 0.95 | V_{PP} |
| LVDS Output Option ² | V _O | m | id-level | 1.125 | 1.20 | 1.275 | V |
| | V _{OD} | sw | ing (diff) | 0.5 | 0.7 | 0.9 | V_{PP} |
| CML Output Option ² | W | 2.5/3.3 V | option mid-level | _ | V _{DD} – 1.30 | _ | V |
| | V _O | 1.8 V op | tion mid-level | _ | $V_{DD} - 0.36$ | | V |
| | W | 2.5/3.3 V o | ption swing (diff) | 1.10 | 1.50 | 1.90 | V_{PP} |
| | V _{OD} | 1.8 V opt | ion swing (diff) | 0.35 | 0.425 | 0.50 | V_{PP} |
| CMOS Output Option ³ | V _{OH} | I _{OH} | = 32 mA | 0.8 x V _{DD} | _ | V_{DD} | V |
| | V _{OL} | I _{OL} | = 32 mA | _ | _ | 0.4 | V |
| Rise/Fall time (20/80%) | t _{R,} t _F | LVPEC | L/LVDS/CML | _ | _ | 350 | ps |
| | | CMOS w | with $C_L = 15 pF$ | _ | 1 | _ | ns |
| Symmetry (duty cycle) | SYM | LVPECL: (diff) LVDS: CMOS: | V _{DD} – 1.3 V 1.25 V (diff) V _{DD} /2 | 45 | _ | 55 | % |

Notes:

- 1. 50 Ω to V_{DD} 2.0 V. 2. R_{term} = 100 Ω (differential).
- 3. $C_L = 15 \, pF$



Table 5. CLK± Output Phase Jitter

| Parameter | Symbol | Test Condition | Min | Тур | Max | Units |
|-------------------------------------|--------|---------------------------|-----|------|-----|-------|
| Phase Jitter (RMS) ^{1,2,3} | фј | Kv = 33 ppm/V | | | | |
| for F _{OUT} ≥ 500 MHz | | 12 kHz to 20 MHz (OC-48) | _ | 0.26 | _ | ps |
| | | 50 kHz to 80 MHz (OC-192) | _ | 0.26 | _ | |
| | | Kv = 45 ppm/V | | | | |
| | | 12 kHz to 20 MHz (OC-48) | _ | 0.27 | _ | ps |
| | | 50 kHz to 80 MHz (OC-192) | _ | 0.26 | _ | |
| | | Kv = 90 ppm/V | | | | |
| | | 12 kHz to 20 MHz (OC-48) | _ | 0.32 | _ | ps |
| | | 50 kHz to 80 MHz (OC-192) | _ | 0.26 | _ | |
| | | Kv = 135 ppm/V | | | | |
| | | 12 kHz to 20 MHz (OC-48) | _ | 0.40 | _ | ps |
| | | 50 kHz to 80 MHz (OC-192) | _ | 0.27 | _ | |
| | | Kv = 180 ppm/V | | | | |
| | | 12 kHz to 20 MHz (OC-48) | _ | 0.49 | _ | ps |
| | | 50 kHz to 80 MHz (OC-192) | _ | 0.28 | _ | |
| | | Kv = 356 ppm/V | | | | |
| | | 12 kHz to 20 MHz (OC-48) | _ | 0.87 | _ | ps |
| | | 50 kHz to 80 MHz (OC-192) | | 0.33 | _ | |

- 1. Refer to AN255, AN256, and AN266 for further information.
- 2. For best jitter and phase noise performance, always choose the smallest K_V that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope (K_V), Stability, and Absolute Pull Range (APR)" for more information.
- 3. See "AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO" for comparison highlighting power supply rejection (PSR) advantage of Si55x versus SAW-based solutions.
- 4. Max jitter for LVPECL output with $V_C=1.65V$, $V_{DD}=3.3V$, 155.52 MHz. 5. Max offset frequencies: 80 MHz for $F_{OUT} \ge 250$ MHz, 20 MHz for 50 MHz $\le F_{OUT} < 250$ MHz, 2 MHz for 10 MHz \leq F_{OUT} <50 MHz.

Table 5. CLK± Output Phase Jitter (Continued)

| Parameter | Symbol | Test Condition | Min | Тур | Max | Units |
|---|--------|---------------------------|-----|------|-----|-------|
| Phase Jitter (RMS) ^{1,2,3,4,5} | фј | Kv = 33 ppm/V | | | | |
| for F _{OUT} of 125 to 500 MHz | | 12 kHz to 20 MHz (OC-48) | _ | 0.37 | _ | ps |
| | | 50 kHz to 80 MHz (OC-192) | _ | 0.33 | _ | |
| | | Kv = 45 ppm/V | | | | |
| | | 12 kHz to 20 MHz (OC-48) | _ | 0.37 | 0.4 | ps |
| | | 50 kHz to 80 MHz (OC-192) | _ | 0.33 | _ | |
| | | Kv = 90 ppm/V | | | | |
| | | 12 kHz to 20 MHz (OC-48) | _ | 0.43 | _ | ps |
| | | 50 kHz to 80 MHz (OC-192) | _ | 0.34 | _ | |
| | | Kv = 135 ppm/V | | | | |
| | | 12 kHz to 20 MHz (OC-48) | _ | 0.50 | _ | ps |
| | | 50 kHz to 80 MHz (OC-192) | _ | 0.34 | _ | |
| | | Kv = 180 ppm/V | | | | |
| | | 12 kHz to 20 MHz (OC-48) | _ | 0.59 | _ | ps |
| | | 50 kHz to 80 MHz (OC-192) | _ | 0.35 | _ | |
| | | Kv = 356 ppm/V | | | | |
| | | 12 kHz to 20 MHz (OC-48) | _ | 1.00 | _ | ps |
| | | 50 kHz to 80 MHz (OC-192) | _ | 0.39 | _ | |

- 1. Refer to AN255, AN256, and AN266 for further information.
- 2. For best jitter and phase noise performance, always choose the smallest K_V that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope (K_V), Stability, and Absolute Pull Range (APR)" for more information.
- 3. See "AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO" for comparison highlighting power supply rejection (PSR) advantage of Si55x versus SAW-based solutions.
- 4. Max jitter for LVPECL output with V_C=1.65V, V_{DD}=3.3V, 155.52 MHz.
 5. Max offset frequencies: 80 MHz for F_{OUT} ≥ 250 MHz, 20 MHz for 50 MHz ≤ F_{OUT} <250 MHz, 2 MHz for 10 MHz ≤ F_{OUT} <50 MHz.



Table 5. CLK± Output Phase Jitter (Continued)

| Parameter | Symbol | Test Condition | Min | Тур | Max | Units |
|---|--------|--|-----|--------------|--------|-------|
| Phase Jitter (RMS) ^{1,2,5} for F _{OUT} 10 to 160 MHz | фл | Kv = 33 ppm/V 12 kHz to 20 MHz (OC-48) | _ | 0.63 | _ | ps |
| CMOS Output Only | | 50 kHz to 20 MHz | _ | 0.62 | _ | |
| | | Kv = 45 ppm/V 12 kHz to 20 MHz (OC-48) 50 kHz to 20 MHz | _ | 0.63 0.62 | _ | ps |
| | | Kv = 90 ppm/V 12 kHz to 20 MHz (OC-48) 50 kHz to 20 MHz | | 0.67 0.66 | | ps |
| | | Kv = 135 ppm/V 12 kHz to 20 MHz (OC-48) 50 kHz to 20 MHz | | 0.74 0.72 | | ps |
| | | Kv = 180 ppm/V 12 kHz to 20 MHz (OC-48) 50 kHz to 20 MHz | _ | 0.83 0.8 | _ _ | ps |
| | | Kv = 356 ppm/V 12 kHz to 20 MHz (OC-48) 50 kHz to 20 MHz | | 1.26 1.2 | | ps |

- 1. Refer to AN255, AN256, and AN266 for further information.
- 2. For best jitter and phase noise performance, always choose the smallest K_V that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope (K_V), Stability, and Absolute Pull Range (APR)" for more information.
- 3. See "AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO" for comparison highlighting power supply rejection (PSR) advantage of Si55x versus SAW-based solutions.
- 4. Max jitter for LVPECL output with V_C=1.65V, V_{DD}=3.3V, 155.52 MHz.
 5. Max offset frequencies: 80 MHz for F_{OUT} ≥ 250 MHz, 20 MHz for 50 MHz ≤ F_{OUT} <250 MHz, 2 MHz for 10 MHz ≤ F_{OUT} <50 MHz.

Table 6. CLK± Output Period Jitter

| Parameter | Symbol | Test Condition | Min | Тур | Max | Units |
|-------------------------------------|------------|----------------------------------|-------------|---------------|-------------|--------|
| Period Jitter* | J_{PER} | RMS | _ | 2 | _ | ps |
| | | Peak-to-Peak | _ | 14 | _ | ps |
| *Note: Any output mode, including (| CMOS, LVPI | ECL, LVDS, CML. N = 1000 cycles. | Refer to AN | 1279 for furt | her informa | ition. |



Table 7. CLK± Output Phase Noise (Typical)

| Offset Frequency | 74.25 MHz | 491.52 MHz | 622.08 MHz | Units |
|------------------|-------------|-------------|-------------|--------|
| | 90 ppm/V | 45 ppm/V | 135 ppm/V | |
| | LVPECL | LVPECL | LVPECL | |
| 100 Hz | -87 | – 75 | -65 | |
| 1 kHz | –114 | -100 | - 90 | |
| 10 kHz | -132 | –116 | -109 | |
| 100 kHz | -142 | -124 | –121 | dBc/Hz |
| 1 MHz | -148 | -135 | -134 | |
| 10 MHz | -150 | -146 | -146 | |
| 100 MHz | n/a | -147 | -147 | |

Table 8. Environmental ComplianceThe Si554 meets the following qualification test requirements.

| Parameter | Conditions/Test Method |
|----------------------------|-------------------------------|
| Mechanical Shock | MIL-STD-883F, Method 2002.3 B |
| Mechanical Vibration | MIL-STD-883F, Method 2007.3 A |
| Solderability | MIL-STD-883F, Method 203.8 |
| Gross & Fine Leak | MIL-STD-883F, Method 1014.7 |
| Resistance to Solvents | MIL-STD-883F, Method 2016 |
| Moisture Sensitivity Level | J-STD-020, MSL 1 |
| Contact Pads | J-STD-020, MSL 1 |

Table 9. Thermal Characteristics

(Typical values TA = 25 $^{\circ}$ C, V_{DD} = 3.3 V)

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--|-------------------|----------------|-----|------|-----|------|
| Thermal Resistance Junction to Ambient | $\theta_{\sf JA}$ | Still Air | _ | 84.6 | _ | °C/W |
| Thermal Resistance Junction to Case | $\theta_{\sf JC}$ | Still Air | _ | 38.8 | _ | °C/W |
| Ambient Temperature | T _A | | -40 | _ | 85 | °C |
| Junction Temperature | TJ | | _ | _ | 125 | °C |



Table 10. Absolute Maximum Ratings¹

| Parameter | Symbol | Rating | Units |
|---|-------------------|--------------------------|---------|
| Maximum Operating Temperature | T _{AMAX} | 85 | ōC |
| Supply Voltage, 1.8 V Option | V_{DD} | -0.5 to +1.9 | V |
| Supply Voltage, 2.5/3.3 V Option | V_{DD} | -0.5 to +3.8 | V |
| Input Voltage (any input pin) | V_{I} | -0.5 to $V_{DD} + 0.3$ | V |
| Storage Temperature | T _S | -55 to +125 | ōС |
| ESD Sensitivity (HBM, per JESD22-A114) | ESD | 2000 | V |
| Soldering Temperature (Pb-free profile) ² | T _{PEAK} | 260 | ōC |
| Soldering Temperature Time @ T _{PEAK} (Pb-free profile) ² | t _P | 20–40 | seconds |

- 1. Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation or specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.
- 2. The device is compliant with JEDEC J-STD-020C. Refer to Si5xx Packaging FAQ available for download from www.silabs.com/VCXO for further information, including soldering profiles.



2. Pin Descriptions




Table 11. Si554 Pin Descriptions


| Pin | Name | Туре | Function |
|-----|------------------------|--------------|--|
| 1 | V _C | Analog Input | Control Voltage |
| 2 | OE* | Input | Output Enable (Polarity = High): 0 = clock output disabled (outputs tri-stated) 1 = clock output enabled |
| 3 | GND | Ground | Electrical and Case Ground |
| 4 | CLK+ | Output | Oscillator Output |
| 5 | CLK- (N/A for CMOS) | Output | Complementary Output (N/C for CMOS) |
| 6 | V _{DD} | Power | Power Supply Voltage |
| 7 | FS[1]* | Input | Frequency Select MSB |
| 8 | FS[0]* | Input | Frequency Select LSB |

*Note: FS[1:0] and OE include a 17 k Ω pullup resistor to V_{DD}. Output Enable polarity selectable at time of order. See Section 3. "Ordering Information" on page 10 for details on frequency select and OE polarity ordering options.



3. Ordering Information

The Si554 supports a variety of options including frequency, temperature stability, tuning slope, output format, and V_{DD} . Specific device configurations are programmed into the Si554 at time of shipment. Configurations are specified using the Part Number Configuration chart shown below. Silicon Labs provides a web browser-based part number configuration utility to simplify this process. Refer to www.silabs.com/VCXOPartNumber to access this tool and for further ordering instructions. The Si554 VCXO series is supplied in an industry-standard, RoHS-compliant, lead-free, 8-pad, 5 x 7 mm package. Tape and reel packaging is an ordering option.



Example Part Number: 554AF000124DGR is a 5×7 mm Quad VCXO in an 8 pad package. Since the six digit code (000124) is > 000100, f0 is 622.08 MHz (lowest frequency), f1 is 644.53125, f2 is 657.42188, and f3 is 669.32658 MHz (highest frequency), with a 3.3 V supply, LVPECL output, and Output Enable active high polarity. Temperature stability is specified as ± 50 ppm and the tuning slope is 135 ppm/V. The part is specified for a -40 to +85 C° ambient temperature range operation and is shipped in tape and reel format.

Figure 1. Part Number Convention



4. Package Outline and Suggested Pad Layout

Figure 2 illustrates the package details for the Si554. Table 12 lists the values for the dimensions shown in the illustration.




Figure 2. Si554 Outline Diagram

Table 12. Package Diagram Dimensions (mm)

| Dimension | Min | Nom | Max |
|-----------|----------|----------|------|
| Α | 1.50 | 1.65 | 1.80 |
| b | 1.30 | 1.40 | 1.50 |
| b1 | 0.90 | 1.00 | 1.10 |
| С | 0.50 | 0.60 | 0.70 |
| c1 | 0.30 | _ | 0.60 |
| D | | 5.00 BSC | |
| D1 | 4.30 | 4.40 | 4.50 |
| е | 2.54 BSC | | |
| Е | 7.00 BSC | | |
| E1 | 6.10 | 6.20 | 6.30 |
| Н | 0.55 | 0.65 | 0.75 |
| L | 1.17 | 1.27 | 1.37 |
| L1 | 1.07 | 1.17 | 1.27 |
| р | 1.80 | _ | 2.60 |
| R | | 0.70 REF | |
| aaa | _ | _ | 0.15 |
| bbb | _ | _ | 0.15 |
| ccc | _ | _ | 0.10 |
| ddd | | | 0.10 |
| eee | _ | _ | 0.05 |

Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.



5. 8-Pin PCB Land Pattern

Figure 3 illustrates the 8-pin PCB land pattern for the Si554. Table 13 lists the values for the dimensions shown in the illustration.




Figure 3. Si554 PCB Land Pattern

Table 13. PCB Land Pattern Dimensions (mm)

| Dimension | Min | Max | |
|-----------|-----------|------|--|
| D2 | 5.08 REF | | |
| D3 | 5.705 REF | | |
| е | 2.54 BSC | | |
| E2 | 4.20 REF | | |
| GD | 0.84 | _ | |
| GE | 2.00 | _ | |
| VD | 8.20 REF | | |
| VE | 7.30 REF | | |
| X1 | 1.70 TYP | | |
| X2 | 1.545 TYP | | |
| Y1 | 2.15 REF | | |
| Y2 | 1.3 REF | | |
| ZD | _ | 6.78 | |
| ZE | _ | 6.30 | |


Note:

12

- **1.** Dimensioning and tolerancing per the ANSI Y14.5M-1994 specification.
- 2. Land pattern design follows IPC-7351 guidelines.
- 3. All dimensions shown are at maximum material condition (MMC).
- 4. Controlling dimension is in millimeters (mm).

6. Top Marking

6.1. Si554 Top Marking



6.2. Top Marking Explanation

| Line | Position | Description | |
|--------------|---------------------------------|---|--|
| 1 | 1–10 | "SiLabs"+ Part Family Number, 554 (First 3 characters in part number) | |
| 2 | 1–10 | Si554: Option1+Option2+Freq(7)+Temp Si554 w/ 8-digit resolution: Option1+Option2+ConfigNum(6)+Temp | |
| 3 Trace Code | | | |
| | Position 1 | Pin 1 orientation mark (dot) | |
| | Position 2 Product Revision (D) | | |
| | Position 3–6 | Tiny Trace Code (4 alphanumeric characters per assembly release instructions) | |
| | Position 7 | Year (least significant year digit), to be assigned by assembly site (ex: 2007 = 7) | |
| | Position 8–9 | Calendar Work Week number (1-53), to be assigned by assembly site | |
| | Position 10 | "+" to indicate Pb-Free and RoHS-compliant | |



DOCUMENT CHANGE LIST


Revision 0.6 to Revision 1.0

- Updated Table 4 on page 3.
 - Updated 2.5 V/3.3 V and 1.8 V CML output level specifications.
- Updated Table 5 on page 4.
 - Removed the words "Differential Modes: LVPECL/LVDS/CML" in the footnote referring to AN256.
 - Added footnotes clarifying max offset frequency test conditions.
 - Added CMOS phase jitter specs.
- Updated Table 10 on page 8.
 - Separated 1.8 V, 2.5 V/3.3 V supply voltage specifications.
 - · Updated ESD HBM sensitivity rating.
- Updated and clarified Table 8 on page 7
 - Added "Moisture Sensitivity Level" and "Contact Pads" rows.
- Updated 6. "Top Marking" on page 13 to reflect specific marking information (previously, figure was generic).
- Updated 4. "Package Outline and Suggested Pad Layout" on page 11.
 - Added cyrstal impedance pin in Figure 2 on page 11 and Table 12 on page 11.
- Reordered spec tables and back matter to conform to data sheet quality conventions.

Revision 1.0 to Revision 1.1

Added Table 9, "Thermal Characteristics," on page 7.













Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it falls, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are not designed or authorized for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, Silabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701