imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



HCPL-520x, HCPL-523x, HCPL-623x,



Hermetically Sealed Low IF, Wide VCC, Logic Gate Optocouplers

Data Sheet

Description

These units are single, dual and quad channel, hermetically sealed optocouplers. The products are capable of operation and storage over the full military temperature range and can be purchased as either commercial product or with full MIL-PRF-38534 Class Level H or K testing or from the appropriate DLA Standard Microcircuit Drawing (SMD). All devices are manufactured and tested on a MIL-PRF-38534 certified line, and Class H and K devices are included in the DLA Qualified Manufacturers List QML-38534 for Hybrid Microcircuits.

Each channel contains an AlGaAs light emitting diode that is optically coupled to an integrated high gain photon detector. The detector has a threshold with hysteresis, which provides differential mode noise immunity and eliminates the potential for output signal chatter. The detector in the single-channel units has a tri-state output stage that allows for direct connection to data buses. The output is noninverting. The detector IC has an internal shield that provides a guaranteed common mode transient immunity of up to 10,000 V/ μ s. Improved power supply rejection eliminates the need for special power supply bypass precautions.

CAUTION It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

Features

- Dual marked with device part number and DLA Standard Microcircuit Drawing (SMD)
- Manufactured and tested on a MIL-PRF-38534 certified line
- QML-38534, Class H and K
- Four hermetically sealed package configurations
- Performance guaranteed over –55°C to +125°C
- Wide V_{CC} range (4.5V to 20V)
- 350 ns maximum propagation delay
- CMR: > 10,000 V/µs typical
- 1500 Vdc withstand test voltage
- Three-state output available
- High radiation immunity
- HCPL-2200/31 function compatibility
- Reliability data available
- Compatible with LSTTL, TTL, and CMOS logic


Applications

- Military and space
- High reliability systems
- Transportation and life critical systems
- High-speed line receiver
- Isolated bus driver (single channel)
- Pulse transformer replacement
- Ground loop elimination
- Harsh industrial environments
- Computer-peripheral interfaces

1. See Selection Guide–Package Styles and Lead Configuration Options for available extensions.

Functional Diagram

Multiple-channel devices are available.



Package styles for these parts are 8-pin DIP through hole (case outline P), 16-pin DIP flat pack (case outline F), and leadless ceramic chip carrier (case outline 2). Devices can be purchased with a variety of lead bend and plating options. See Selection Guide–Package Styles and Lead Configuration Options for details. Standard Microcircuit Drawing (SMD) parts are available for each package and lead style.

Because the same electrical die (emitters and detectors) are used for each channel of each device listed in this data sheet, absolute maximum ratings, recommended operating conditions, electrical specifications, and performance characteristics shown in the figures are identical for all parts. Occasional exceptions exist due to package variations and limitations and are as noted. Additionally, the same package assembly processes are used in all devices. These similarities give justification for the use of data obtained from one part to represent other part's performance for die related reliability and certain limited radiation test results.

Truth Tables

(Positive Logic)

| Multichannel Devices | | | | | |
|----------------------|---|--|--|--|--|
| Input Output | | | | | |
| On (H) | Н | | | | |
| Off (L) | L | | | | |

| Single Channel Devices | | | | | | | | |
|------------------------|-------------------|---|--|--|--|--|--|--|
| Input | put Enable Output | | | | | | | |
| On (H) | н | Z | | | | | | |
| Off (L) | Н | Z | | | | | | |
| On (H) | L | Н | | | | | | |
| Off (L) | L | L | | | | | | |

| 8-Pin DIP | 8-Pin DIP | 16-Pin Flat Pack | 20-Pad LCCC |
|---|---|---|--|
| Through Hole | Through Hole | Unformed Leads | Surface Mount |
| 1 Channel | 2 Channels | 4 Channels | 2 Channels |
| $1 \qquad V_{CC} \qquad 8$ $2 \qquad V_{CC} \qquad 7$ $3 \qquad V_{E} \qquad 6$ $4 \qquad SND \qquad 5$ | 1 V _{CC} 8 2 V _{CC} 8 3 V ₀₁ 7 3 V ₀₂ 6 4 GND 5 | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | 19 20 10 10 10 10 10 10 10 1 |

NOTE Multichannel DIP and flat pack devices have common V_{CC} and ground. Single-channel DIP has an enable pin 6. LCCC (leadless ceramic chip carrier) package has isolated channels with separate V_{CC} and ground connections. All diagrams are top view.


Selection Guide-Package Styles and Lead Configuration Options

| Package | 8-Pin DIP | 8-Pin DIP | 16-Pin Flat Pack | 20-Pad LCCC |
|------------------------------------|-------------------------|-------------------------|-------------------------|--------------------------|
| Lead Style | Through Hole | Through Hole | Unformed Leads | Surface Mount |
| Channels | 1 | 2 | 4 | 2 |
| Common Channel Wiring | None | V _{CC} GND | V _{CC} GND | None |
| Part Numbers and Options | | | | |
| Commercial | HCPL-5200 | HCPL-5230 | HCPL-6250 | HCPL-6230 |
| MIL-PRF-38534 Class H | HCPL-5201 | HCPL-5231 | HCPL-6251 | HCPL-6231 |
| MIL-PRF-38534 Class K | HCPL-520K | HCPL-523K | HCPL-625K | HCPL-623K |
| Standard Lead Finish | Gold Plate ^a | Gold Plate ^a | Gold Plate ^a | Solder Pads ^b |
| Solder Dipped ^b | Option 200 | Option 200 | | |
| Butt Joint/Gold Plate ^a | Option 100 | Option 100 | | |
| Gull Wing/Soldered ^b | Option 300 | Option 300 | | |
| Class H SMD Part Number | | | | |
| Prescript for all below | 5962- | 5962- | 5962- | 5962- |
| Gold Plate ^a | 8876801PC | 8876901PC | 8876903FC | |
| Solder Dipped ^b | 8876801PA | 8876901PA | | 88769022A |
| Butt Joint/Gold Plate ^a | 8876801YC | 8876901YC | | |
| Butt Joint/Soldered ^b | 8876801YA | 8876901YA | | |
| Gull Wing/Soldered ^b | 8876801XA | 8876901XA | | |
| Class K SMD Part Number | | | | |
| Prescript for all below | 5962- | 5962- | 5962- | 5962- |
| Gold Plate ^a | 8876802KPC | 8876904KPC | 8876906KFC | |
| Solder Dipped ^b | 8876802KPA | 8876904KPA | | 8876905K2A |
| Butt Joint/Gold Plate ^a | 8876802KYC | 8876904KYC | | |
| Butt Joint/Soldered ^b | 8876802KYA | 8876904KYA | | |
| Gull Wing/Soldered ^b | 8876802KXA | 8876904KXA | | |

a. Gold Plate lead finish: Maximum gold thickness of leads is <100 micro inches. Typical is 60 to 90 micro inches.


b. Solder lead finish: Sn63/Pb37.


8-Pin DIP Through Hole, 1 and 2 Channel



NOTE: DIMENSIONS IN MILLIMETERS (INCHES).


16-Pin Flat Pack, 4 Channels






20-Terminal LCCC Surface Mount, 2 Channels

Leaded Device Marking




[1] QML PARTS ONLY

Leadless Device Marking



[1] QML PARTS ONLY

Hermetic Optocoupler Options




Absolute Maximum Ratings

| Parameter | Symbol | Min | Max | Unit |
|---|--------------------|------|-----------------|------|
| Storage Temperature Range | T _S | -65 | +150 | °C |
| Operating Ambient Temperature | T _A | -55 | +125 | °C |
| Junction Temperature | Тј | — | +175 | °C |
| Case Temperature | T _C | — | +170 | °C |
| Lead Solder Temperature | | — | 260 for 10 s | °C |
| Average Forward Current, each channel | I _{F AVG} | — | 8 | mA |
| Peak Input Current, each channel | I _{FPK} | | 20 ^a | mA |
| Reverse Input Voltage, each channel | V _R | _ | 3 | V |
| Average Output Current, each channel | Ι _Ο | _ | 15 | mA |
| Supply Voltage | V _{CC} | 0.0 | 20 | V |
| Output Voltage, each channel | Vo | -0.3 | 20 | V |
| Package Power Dissipation, each channel | PD | | 200 | mW |
| Single-Channel Product Only | 1 | 1 | | |
| Tri-State Enable Voltage | V _E | -0.3 | 20 | V |

a. Peak Forward Input Current pulse width <50 µs at 1-KHz maximum repetition rate.

8-Pin Ceramic DIP Single-Channel Schematic



Note: Enable pin 6. An external 0.01-µF to 0.1-µF bypass capacitor is recommended between VCC and ground for each package type.

ESD Classification

| (MIL-STD-883, Method 3015) | |
|-------------------------------------|------------|
| HCPL-5200/01/0K and HCPL-6230/31/3K | ▲, Class 1 |
| HCPL-5230/31/3K and HCPL-6250/51/5K | •, Class 3 |

Recommended Operating Conditions

| Parameter | Symbol | Min | Мах | Unit |
|---|-----------------|-----|----------|------|
| Power Supply Voltage | V _{CC} | 4.5 | 20 | V |
| Input Current, High Level, Each Channel | I _{FH} | 2 | 8 | mA |
| Input Voltage, Low Level, Each Channel | V _{FL} | 0 | 0.8 | V |
| Fan Out (TTL Load), Each Channel | N | | 4 | |
| Single Channel Product Only | | | <u>.</u> | |
| High Level Enable Voltage | V _{EH} | 2.0 | 20 | V |
| Low Level Enable Voltage | V _{EL} | 0 | 0.8 | V |

Electrical Characteristics

 $T_A = -55^{\circ}C \text{ to } + 125^{\circ}C, 4.5V \le V_{CC} \le 20V, 2 \text{ mA} \le I_{F(ON)} \le 8 \text{ mA}, 0V \le V_{F(OFF)} \le 0.8V, \text{ unless otherwise specified.}$

| _ | D (| | Group A | | | | Limits | | Unit Fig | | |
|--|----------------|------------------|---|---|--|------------------|--------|-----|----------|-------|---------|
| Para | imeter | Symbol | Sub-groups ^a Test Conditions | | Min | Тур ^b | Мах | Fig | | Notes | |
| Logic Low Outpu | ut Voltage | V _{OL} | 1, 2, 3 | | I _{OL} = 6.4 mA (4 TTL Loads) | | - | 0.5 | V | 1, 3 | с |
| Logic High Outp | ut Voltage | V _{OH} | 1, 2, 3 | $I_{OH} = -2$ (** $V_{OH} = V_{O}$ | | 2.4 | ** | _ | V | 2, 3 | с |
| | | | NA | $I_{OH} = -0.$ | 32 mA | | 3.1 | | - | | |
| Output Leakage | Current | I _{ОНН} | 1, 2, 3 | $V_{O} = 5.5V$ | I _F = 8 mA | | | 100 | μΑ | | с |
| (V _{OUT} > V _{CC}) | | | | V _O = 20V | $V_{CC} = 4.5V$ | | _ | 500 | - | | |
| Logic Low | Single Channel | I _{CCL} | 1, 2, 3 | V _{CC} = 5.5V | $V_F = 0V$ | | 4.5 | 6 | mA | | |
| Supply Current | | | | V _{CC} = 20V | V _E = Don't Care | _ | 5.3 | 7.5 | - | | |
| | Dual Channel | _ | | V _{CC} = 5.5V | $V_{F1} = V_{F2} =$ | | 9.0 | 12 | - | | |
| | | | | V _{CC} = 20V | 0V | | 10.6 | 15 | | | |
| | Quad Channel | _ | | V _{CC} = 5.5V | $V_{F1} = V_{F2} =$ | | 14 | 24 | - | | |
| | | | | $V_{CC} = 20V$ | $V_{F3} = V_{F4} = 0V$ | | - | | | | |
| Logic High | Single Channel | I _{CCH} | 1, 2, 3 | V _{CC} = 5.5V | $I_F = 8 \text{ mA}$ | | 2.9 | 4.5 | mA | | |
| Supply Current | | _ | | V _{CC} = 20V | $V_{E} = Don't$ Care $I_{F1} = I_{F2} =$ 8 mA $I_{F1} = I_{F2} = I_{F3}$ | | 3.3 | 6 | - | | |
| | Dual Channel | | | V _{CC} = 5.5V | | | 5.8 | 9 | | | |
| | | | | $V_{CC} = 20V$ | | | 6.6 | 12 | | | |
| | Quad Channel | | | V _{CC} = 5.5V | | | 9 | 18 | | | |
| | | | | V _{CC} = 20V | $= I_{F4} = 8 \text{ mA}$ | | 11 | 24 | - | | |
| Logic Low Short Current | Circuit Output | I _{OSL} | 1, 2, 3 | $V_{O} = V_{CC} = 5.5V$ | $V_F = 0V$ | 20 | | | mA | | c, d |
| Current | | | | $V_0 = V_{CC} = 20V$ | - | 35 | | | - | | |
| Logic High Short | Circuit Output | I _{OSH} | 1, 2, 3 | V _{CC} = 5.5V | I _F = 8 mA | | — | -10 | mA | | c, d |
| Current | | | | V _{CC} = 20V | $V_0 = GND$ | | | -25 | - | | |
| Input Forward Voltage | | V _F | 1, 2, 3 | I _F = 8 | mA | 1.0 | 1.3 | 1.8 | V | 4 | с |
| Input Reverse Breakdown Voltage | | BV _R | 1, 2, 3 | I _R = 10 | mA | 3 | | | V | | с |
| Input-Output Insulation Leakage Current | | I _{I-O} | 1 | $V_{I-O} = 1500 V_{RH} \le 65\%, T_{I-O} \le 1000 V_{RH}$ | | | | 1.0 | μΑ | | e, f |
| Logic High Com Transient Immur | | CM _H | 9, 10, 11 | $I_F = 2 \text{ mA}, V_{CI}$ | $M = 50 V_{P-P}$ | 1000 | 10,000 | | V/µs | 9 | c, g, h |

| Parameter | Symbol | Group A | Test Conditions | Limits | | | Unit | Fig | Notes |
|---|------------------|-------------------------|--|--------|------------------|-----|------|------|---------|
| | Symbol | Sub-groups ^a | Test Conditions | Min | Тур ^b | Max | Onic | Fig | Notes |
| Logic Low Common Mode Transient Immunity | CM _L | 9, 10, 11 | $I_{F} = 0 \text{ mA}, V_{CM} = 50V_{P-P}$ | 1000 | 10,000 | | V/µs | 9 | c, g, h |
| Propagation Delay Time to Logic Low | t _{PHL} | 9, 10, 11 | | _ | 173 | 350 | ns | 5, 6 | c, i |
| Propagation Delay Time to Logic High | t _{PLH} | 9, 10, 11 | | _ | 118 | 350 | ns | 5, 6 | c, i |

a. Commercial parts receive 100% testing at 25°C (Subgroups 1 and 9). SMD, Class H and Class K parts receive 100% testing at 25, 125, and –55°C (Subgroups 1 and 9, 2 and 10, 3 and 11, respectively).

b. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$, $I_{F(ON)} = 5$ mA unless otherwise specified.

c. Each channel of a multichannel device.

- d. Duration of output short circuit time not to exceed 10 ms.
- e. All devices are considered two-terminal devices: measured between all input leads or terminals shorted together and all output leads or terminals shorted together.
- f. This is a momentary withstand test, not an operating condition.
- g. CM_L is the maximum rate of rise of the common mode voltage that can be sustained with the output voltage in the logic low state ($V_O < 0.8V$). CM_H is the maximum rate of fall of the common mode voltage that can be sustained with the output voltage in the logic high state ($V_O < 0.8V$). CM_H is the
- h. Parameters are tested as part of device initial characterization and after design and process changes. Parameters guaranteed to limits specified for all lots not specifically tested.
- i. t_{PHL} propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3V point on the leading edge of the output pulse. The t_{PLH} propagation delay is measured from the 50% point on the trailing edge of the input pulse to the 1.3V point on the trailing edge of the output pulse.

Electrical Characteristics - Single Channel Product Only

 $T_A = -55^{\circ}C$ to $+125^{\circ}C$, $4.5V \le V_{CC} \le 20V$, $2 \text{ mA} \le I_{F(ON)} \le 8 \text{ mA}$, $0V \le V_{F(OFF)} \le 0.8V$, unless otherwise specified.

| Parameter | Symbol | Group A, | | Test Conditions | | Limits | | |
|-------------------------------------|--------------------------------|----------|---|------------------------------|-----|------------------|-------|------|
| Parameter | Symbol Sub-groups ^a | | lest Col | | | Тур ^b | Max | Unit |
| High Impedance State Output Current | I _{OZL} | 1, 2, 3 | $V_{0} = 0.4V$ | $V_{EN} = 2V,$ $V_F = 0V$ | — | | -20 | μA |
| | I _{OZH} | 1, 2, 3 | $V_{0} = 2.4V$ | $V_{EN} = 2V,$ | — | — | 20 | μΑ |
| | | | $V_{O} = 5.5V$ | I _F = 8 mA | — | — | 100 | |
| | | | $V_{0} = 20V$ | | — | — | 500 | |
| Logic High Enable Voltage | V _{EH} | 1, 2, 3 | | L. | 2.0 | | | V |
| Logic Low Enable Voltage | V _{EL} | 1, 2, 3 | | | _ | — | 0.8 | V |
| Logic High Enable Current | I _{EH} | 1, 2, 3 | V _{EN} = | = 2.7V | — | — | 20 | μΑ |
| | | | V _{EN} = 5.5V V _{EN} = 20V | | _ | — | 100 | |
| | | | | | — | 0.004 | 250 | |
| Logic Low Enable Current | I _{EL} | 1, 2, 3 | V _{EN} = | = 0.4V | — | — | -0.32 | mA |

a. Commercial parts receive 100% testing at 25°C (Subgroups 1 and 9). SMD, Class H and Class K parts receive 100% testing at 25, 125, and –55°C (Subgroups 1 and 9, 2 and 10, 3 and 11, respectively).

b. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$, $I_{F(ON)} = 5$ mA unless otherwise specified.

Typical Characteristics

All typical values are at $T_A = 25^{\circ}C$, $V_{CC} = 5V$, $I_{F(ON)} = 5$ mA.

| Parameter | Symbol | Test Conditions | Тур | Unit | Fig | Notes |
|--|-------------------------------------|--|------------------|-------|------|-------|
| Input Current Hysteresis | I _{HYS} | $V_{CC} = 5V$ | 0.07 | mA | 3 | а |
| Input Diode Temperature Coefficient | $\frac{\Delta V_{F}}{\Delta T_{A}}$ | I _F = 8 mA | -1.25 | mV/°C | | а |
| Resistance (Input-Output) | R _{I-O} | V _{I-O} = 500 Vdc | 10 ¹³ | Ω | | a, b |
| Capacitance (Input-Output) | C _{I-O} | f = 1 MHz | 2.0 | pF | | a, b |
| Input Capacitance | C _{IN} | V _F = 0 V, f = 1 MHz | 20 | pF | | a, c |
| Output Rise Time (10% to 90%) | t _r | | 45 | ns | 5, 7 | а |
| Output Fall Time (90% to 10%) | t _f | | 10 | ns | 5, 7 | a |
| Single-Channel Product Only | | | | 1 | 1 | |
| Output Enable Time to Logic High | t _{PZH} | | 30 | ns | 8 | |
| Output Enable Time to Logic Low | t _{PZL} | | 30 | ns | 8 | |
| Output Disable Time from Logic High | t _{PHZ} | | 45 | ns | 8 | |
| Output Disable Time from Logic Low | t _{PLZ} | | 55 | ns | 8 | |
| Multi-Channel Product Only | | | | 1 | | |
| Input-Input Insulation Leakage Current | l _{I-I} | $RH \le 65\%,$ $V_{I-I} = 500V, t = 5s$ | 0.5 | nA | | d |
| Resistance (Input-Input) | R _{I-I} | V _{I-I} = 500V | 10 ¹³ | Ω | | d |
| Capacitance (Input-Input) | C _{I-I} | f = 1 MHz | 1.5 | pF | | d |

a. Each channel of a multichannel device.

b. Measured between each input pair shorted together and all output connections for that channel shorted together.

c. Zero-bias capacitance measured between the LED anode and cathode.

d. Measured between adjacent input pairs shorted together for each multichannel device.

Figure 1 Typical Logic Low Output Voltage vs. Temperature




Figure 3 Output Voltage vs. Forward Input Current




Figure 5 Test Circuit for $t_{PLH}, t_{PHL}, t_{r^{\prime}}$ and t_{f}




Figure 2 Typical Logic High Output Current vs. Temperature





Figure 4 Typical Diode Input Forward Characteristic



ALL DIODES ARE 1N4150






Figure 6 Typical Propagation Delay vs. Temperature











Figure 9 Test Circuit for Common Mode Transient Immunity and Typical Waveforms






*SEE NOTE 6.










Figure 10 LSTTL to CMOS Interface Circuit




Figure 11 Recommended LED Drive Circuit




Figure 12 Series LED Drive with Open Collector Gate (4.02 k Ω Resistor Shunts I_{OH} from the LED)




Figure 13 Recommended LSTTL to LSTTL Circuit





Figure 14 Single-Channel Operating Circuit for Burn-in and Steady State Life Tests



*ALL CHANNELS TESTED SIMULTANEOUSLY.

For product information and a complete list of distributors, please go to our web site: www.broadcom.com.

Broadcom, the pulse logo, Connecting everything, Avago Technologies, Avago, and the A logo are among the trademarks of Broadcom in the United States, certain other countries and/or the EU.

Copyright © 2005-2017 Broadcom. All Rights Reserved.

The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries. For more information, please visit www.broadcom.com.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design.

Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

AV02-3840EN – January 6, 2017

