

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# 2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER TERACLOCKTM PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES JANUARY 27, 2015

IDT5T2110

### FEATURES:

- 2.5 Vpp
- 6 differential outputs
- · Low skew: 100ps all outputs
- Selectable positive or negative edge synchronization
- Tolerant of spread spectrum input clock
- Synchronous output enable
- · Selectable inputs
- Input frequency: 4.17MHz to 250MHz Output frequency: 12.5MHz to 250MHz
- 1.8V / 2.5V LVTTL: up to 250MHz
- HSTL / eHSTL: up to 250MHz
- Hot insertable and over-voltage tolerant inputs
- 3-level inputs for selectable interface
- 3-level inputs for feedback divide selection with multiply ratios of(1-6, 8, 10, 12)
- Selectable HSTL, eHSTL, 1.8V/2.5V LVTTL, or LVEPECL input interface
- Selectable differential or single-ended inputs and six differential outputs
- · PLL bypass for DC testing
- · External differential feedback, internal loop filter
- Low Jitter: <75ps cycle-to-cycle
- Power-down mode
- Lock indicator
- Available in BGA and VFQFPN package

### **DESCRIPTION:**

The IDT5T2110 is a 2.5V PLL differential clock driver intended for high performance computing and data-communications applications. The IDT5T2110 has six differential outputs in six banks, including a dedicated differential feedback. The redundant input capability allows for a smooth change over to a secondary clock source when the primary clock source is absent.


The feedback bank allows divide-by-functionality from 1 to 12 through the use of the DS[1:0] inputs. This provides the user with frequency multiplication 1 to 12 without using divided outputs for feedback. Each output bank also allows for a divide-by functionality of 2 or 4.

The 5T2110 features a user-selectable, single-ended or differential input to six differential outputs. The differential clock driver also acts as a translator from a differential HSTL, eHSTL, 1.8V/2.5V LVTTL, LVEPECL, or single-ended 1.8V/2.5V LVTTL input to HSTL, eHSTL, or 1.8V/2.5V LVTTL outputs. Selectable interface is controlled by 3-level input signals that may be hard-wired to appropriate high-mid-low levels. The differential outputs can be synchronously enabled/disabled.

Furthermore, when PE is held high, all the outputs are synchronized with the positive edge of the REF clock input. When PE is held low, all the outputs are synchronized with the negative edge of REF.

TxS

# FUNCTIONAL BLOCK DIAGRAM



INDUSTRIAL TEMPERATURE RANGE


MARCH 18, 2014

# **PIN CONFIGURATION**

	1	2	3	4	5	6	7	8	9	10	11	12	
Α	VDD	1F2	1sOE	1Q	1Q	GND	GND	2Q	2Q	2sOE	2F2	VDDQ	Α
В	VDD	VDD	VDD	NC	1F1	GND	GND	2F1	NC	VDDQ	VDDQ	3F2	В
С	OMODE	VDD	VDD	VDD	GND	GND	GND	GND	VDDQ	VDDQ	VDDQ	3sOE	С
D	REF_ SEL	GND	VDD	VDD	GND	GND	GND	GND	VDDQ	VDDQ	NC	зQ	D
E	REF1	REF1 /VREF1	NC	VDD	GND	GND	GND	GND	VDDQ	VDDQ	3F1	3 <u>Q</u>	Е
F	REF <sub>0</sub>	REF0 /VREF0	VDD	VDD	GND	GND	GND	GND	VDDQ	VDDQ	VDDQ	VDDQ	F
G	FB	FB /VREF2	V <sub>DD</sub>	VDD	GND	GND	GND	GND	VDDQ	VDDQ	VDDQ	VDDQ	G
Н	PD	PLL_ EN	PE	VDD	GND	GND	GND	GND	VDDQ	VDDQ	4F1	4Q	Н
J	RxS	TxS	V <sub>DD</sub>	V <sub>DD</sub>	GND	GND	GND	GND	VDDQ	VDDQ	NC	4Q	J
K	LOCK	VDD	V <sub>DD</sub>	VDD	GND	GND	GND	GND	VDDQ	VDDQ	VDDQ	4sOE	K
L	VDD	VDD	FS	NC	FBF1	GND	GND	5F1	NC	VDDQ	VDDQ	4F2	L
М	DS1	DS <sub>0</sub>	FBF2	QFB	QFB	GND	GND	5Q	5 <b>Q</b>	5sOE	5F2	VDDQ	М
	1	2	3	4	5	6	7	8	9	10	11	12	

BGA TOP VIEW

## **PIN CONFIGURATION**



VFQFPN TOP VIEW

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
Vddq, Vdd	Power Supply Voltage <sup>(2)</sup>	-0.5 to +3.6	٧
Vı	Input Voltage	-0.5 to +3.6	٧
Vo	Output Voltage	-0.5 to VDDQ +0.5	٧
VREF	Reference Voltage <sup>(3)</sup>	-0.5 to +3.6	٧
TJ	Junction Temperature	150	°C
Tstg	Storage Temperature	-65 to +165	°C

#### NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VDDQ and VDD internally operate independently. No power sequencing requirements need to be met.
- 3. Not to exceed 3.6V.

## CAPACITANCE(TA = +25°C, f = 1MHz, VIN = 0V)

Parameter	Description	Min.	Тур.	Max.	Unit
CIN	Input Capacitance	2.5	3	3.5	pF
Соит	Output Capacitance	-	6.3	7	pF

#### NOTE:

1. Capacitance applies to all inputs except RxS, TxS, nF[2:1], FBF[2:1], and DS[1:0].

## RECOMMENDED OPERATING RANGE

Symbol	Description	Min.	Тур.	Max.	Unit
TA	Ambient Operating Temperature	-40	+25	+85	°C
V <sub>DD</sub> <sup>(1)</sup>	Internal Power Supply Voltage	2.3	2.5	2.7	V
	HSTL Output Power Supply Voltage	1.4	1.5	1.6	V
VDDQ <sup>(1)</sup>	Extended HSTL and 1.8V LVTTL Output Power Supply Voltage	1.65	1.8	1.95	V
	2.5V LVTTL Output Power Supply Voltage		VDD		V
VT	Termination Voltage		VDDQ/2		V

#### NOTE:

## PIN DESCRIPTION

Symbol	I/O	Туре	Description				
REF[1:0]	I	Adjustable <sup>(1)</sup>	Clock input. REF[1:0] is the "true" side of the differential clock input. If operating in single-ended mode, REF[1:0] is the clock input.				
REF[1:0]/ VREF[1:0]	l	Adjustable <sup>(1)</sup>	Complementary clock input. $\overline{REF}$ [1:0]/VREF[1:0] is the "complementary" side of REF[1:0] if the input is in differential mode. If operating in single-ended mode, $\overline{REF}$ [1:0]/VREF[1:0] is left floating. For single-ended operation in differential mode, $\overline{REF}$ [1:0]/VREF[1:0] should be set to the desired toggle voltage for REF[1:0]:				
			2.5V LVTTL VREF = 1250mV (SSTL2 compatible)				
			1.8V LVTTL, eHSTL VREF = 900mV				
			HSTL VREF = 750mV				
			LVEPECL VREF = 1082mV				
FB	I	Adjustable <sup>(1)</sup>	Clock input. FB is the "true" side of the differential feedback clock input. If operating in single-ended mode, FB is the differential feedback clock input.				
FB/VREF2	l	Adjustable <sup>(1)</sup>	Complementary feedback clock input. $\overline{FB}$ /VREF2 is the "complementary" side of FB if the input is in differential mode. If operating in single-ended mode, $\overline{FB}$ /VREF2 is left floating. For single-ended operation in differential mode, $\overline{FB}$ /VREF2 should be set to the desired toggle voltage for FB:				
			2.5V LVTTL VREF = 1250mV (SSTL2 compatible)				
			1.8V LVTTL, eHSTL VREF = 900mV				
			HSTL VREF = 750mV				
			LVEPECL VREF = 1082mV				

#### NOTE:

1. Inputs are capable of translating the following interface standards. User can select between:

Single-ended 2.5V LVTTL levels

Single-ended 1.8V LVTTL levels

or

Differential 2.5V/1.8V LVTTL levels

Differential HSTL and eHSTL levels

Differential LVEPECL levels

<sup>1.</sup> All power supplies should operate in tandem. If VDD or VDDQ is at maximum, then VDDQ or VDD (respectively) should be at maximum, and vice-versa.

## PIN DESCRIPTION, CONTINUED

Reference clock select. When LOW, selects REFo and REFoVreero. When HIGH, selects REF1 and REF1/Vreero. Synchronous output enable. When inso El sHIGH, p Cel determines the level at which the outputs are gated LOW/HIGH or this stated. When OMODE is HIGH, P Cel determines the level at which the outputs spow. When PE is LOW/HIGH, the no is stopped in a HIGH/LOW state, while the nQ is stopped at a LOW/HIGH state. When OMODE is LOW, the outputs are tristated. Set inso EL LOW for normal operation.    QFB	Symbol	I/O	Туре	Description
gated LOWHIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOWHIGH, the nQ is stopped in a HIGH/LOW state, while the nQ is stopped at a LOW/HIGH state. When OMODE is LOW, the outputs are tristated. Set nsOE LOW for normal operation.    QFB	REF_SEL	-	LVTTL <sup>(1)</sup>	
□ FB             □ Adjustable <sup>(2)</sup> □ Clock outputs             □ O Adjustable <sup>(2)</sup> □ Clock outputs             □ O Adjustable <sup>(2)</sup> □ Complementary clock outputs             □ Complementary clock outputs             □ O Adjustable <sup>(2)</sup> □ Selects single-ended 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) REF clock input or differential (LOW) REF clock input             □ Selects single-ended 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) or eHSTL/HSTL (LOW) compatible. Used in conjuction with Voor to set the interface levels.             □ LVTTL <sup>(1)</sup> □ Selectable positive ornegative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the reference clock (has internal pull-up).             □ Fi2-11 □ LVTTL <sup>(1)</sup> □ LVTTL <sup>(1)</sup> □ Function select inputs for divide-by-2, divide-by-4, zero delay, or invert on each bank. (See Control Summary table.)             □ FS[1-1] □ LVTTL <sup>(1)</sup> □ LVTTL <sup>(1)</sup> □ Selects appropriate oscillator circuit based on anticipated frequency range (See VCO Frequency Range Select table)             □ St(1-0) □ LVTTL <sup>(1)</sup> □ Selects appropriate oscillator circuit based on anticipated frequency range (See VCO Frequency Range Select table)             □ Select appropriate oscillator circuit based on anticipated frequency range (See VCO Frequency Range Select table)             □ LVTTL <sup>(1)</sup> □ LVTTL <sup>(1)</sup> □ LVTTL <sup>(1)</sup> □ Lenable/disable control. Set LOW/for normal operation. When PLL En is HIGH, the PLL is disabled and REF[1:0] goes to all outputs.             □ Power down control. When PD is LOW, the inputs are disabled and internal switching is stopped. OMODE selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW/HIGH, the PQ and QFB are stopped in a HIGH/LOW state, while the nQ and QFB are stopped in a	nsOE		LVTTL <sup>(1)</sup>	gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW/HIGH, the nQ is stopped in a HIGH/LOW state, while the $\overline{nQ}$ is stopped at a LOW/HIGH state. When OMODE is LOW, the outputs are tri-
NQ   O   Adjustable  <sup>(2)</sup>   Clock outputs	QFB	0	Adjustable <sup>(2)</sup>	Feedback clock output
RxS	QFB	0		Complementary feedback clock output
RxS		0	Adjustable <sup>(2)</sup>	Clockoutputs
TXS I 3-Level <sup>(S)</sup> Sets the drive strength of the output drivers and feedback inputs to be 2.5VLVTTL (HIGH), 1.8VLVTTL (MID) or eHSTL/HSTL (LOW) compatible. Used in conjuction with Vboa to set the interface levels.  PE I LVTTL <sup>(1)</sup> Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the reference clock (has internal pull-up).  FBF[2:1] I LVTTL <sup>(1)</sup> Function select inputs for divide-by-2, divide-by-4, zero delay, or invert on each bank. (See Control Summary table.)  FS I LVTTL <sup>(1)</sup> Function select inputs for divide-by-2, divide-by-4, zero delay, or invert on the feedback bank (See Control Summary table)  FS I LVTTL <sup>(1)</sup> Selects appropriate oscillator circuit based on anticipated frequency range (See VCO Frequency Range Select table)  DS(1:0) I 3-Level <sup>(S)</sup> 3-level inputs for feedback input divider selection (See Divide Selection table)  PLL_EN I LVTTL <sup>(1)</sup> PLL enable/disable control. SetLOW for normal operation. When PLL_EN is HIGH, the PLL is disabled and REF[1:0] goes to all outputs.  PD I LVTTL <sup>(1)</sup> Power down control. When PD is LOW, the inputs are disabled and internal switching is stopped. OMODE selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH, pE determines the level at which the outputs stop. When PE is LOW/HIGH, the nQ and QFB are stopped in a HIGH/LOW state, while the nQ and QFB are stopped in a LOW/HIGH state. When OMODE is LOW, the outputs are tri-stated. Set PD HIGH for normal operation.  LOCK O LVTIL PLL lock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to the inputs. The output will be 2.5v LVTTL. (For more information on application specific use of the LOCK pin, please see AN237.)  OMODE PWR Power supply for output buffers. When using 2.5v LVTTL, VDDQ should be connected to VDD.  PWR Power supply for phase locked loop, lock output, inputs, and other internal circuitry	nQ	0	Adjustable <sup>(2)</sup>	Complementary clock outputs
compatible. Used in conjuction with Vodo to set the interface levels.  PE I LVTTL <sup>(1)</sup> Selectable positive ornegative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the reference clock (has internal pull-up).  FBF[2:1] I LVTTL <sup>(1)</sup> Function select inputs for divide-by-2, divide-by-4, zero delay, or invert on each bank. (See Control Summary table.)  FBF[2:1] I LVTTL <sup>(1)</sup> Function select inputs for divide-by-2, divide-by-4, zero delay, or invert on the feedback bank (See Control Summary table)  FS I LVTTL <sup>(1)</sup> Selects appropriate oscillator circuit based on anticipated frequency range (See VCO Frequency Range Select table)  DS(1:0) I 3-Level <sup>(3)</sup> 3-level inputs for feedback input divider selection (See Divide Selection table)  PLL_EN I LVTTL <sup>(1)</sup> PLL enable/disable control. Set LOW for normal operation. When PLL_EN is HIGH, the PLL is disabled and REF(1:0) goes to all outputs.  PD I LVTTL <sup>(1)</sup> Power down control. When PD is LOW, the inputs are disabled and internal switching is stopped. OMODE selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW/HIGH, the nQ and QFB are stopped in a HIGH/LOW state, while the nQ and QFB are stopped in a LOW/HIGH state. When OMODE is LOW, the outputs are tri-stated. Set PD HIGH for normal operation.  LOCK O LVTTL PLLlock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to the inputs. The output will be 2.5V LVTTL. (For more information on application specific use of the LOCK pin, please see AN237.)  OMODE I LVTTL <sup>(1)</sup> Output disable control. Determines the outputs' disable state. Used in conjunction with nsOE and PD. (See Output Enable/Disable and Powerdown tables.)  PD OWOR PWR Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.	RxS	I	3-Level <sup>(3)</sup>	Selects single-ended 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) REF clock input or differential (LOW) REF clock input
clock (has internal pull-up).  nF[2:1] I LVTTL <sup>(1)</sup> Function select inputs for divide-by-2, divide-by-4, zero delay, or invert on each bank. (See Control Summary table.)  FBF[2:1] I LVTTL <sup>(1)</sup> Function select inputs for divide-by-2, divide-by-4, zero delay, or invert on the feedback bank (See Control Summary table)  FS I LVTTL <sup>(1)</sup> Selects appropriate oscillator circuit based on anticipated frequency range (See VCO Frequency Range Select table)  DS[1:0] I 3-Level <sup>(3)</sup> 3-level inputs for feedback input divider selection (See Divide Selection table)  PLL_EN I LVTTL <sup>(1)</sup> PLL enable/disable control. Set LOW for normal operation. When PLL_EN is HIGH, the PLL is disabled and REF[1:0] goes to all outputs.  PD I LVTTL <sup>(1)</sup> Power down control. When PD is LOW, the inputs are disabled and internal switching is stopped. OMODE selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW/HIGH, the nQ and QFB are stopped in a HIGH/LOW state, while the nQ and QFB are stopped in a LOW/HIGH state. When OMODE is LOW, the outputs are tri-stated. Set PD HIGH for normal operation.  LOCK O LVTL PLIck indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to the inputs. The output will be 2.5V LVTTL. (For more information on application specific use of the LOCK pin, please see AN237.)  OMODE I LVTTL <sup>(1)</sup> Output disable control. Determines the outputs' disable state. Used in conjunction with nsOE and PD. (See Output Enable/Disable and Powerdown tables.)  VDD PWR Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.	TxS	_	3-Level <sup>(3)</sup>	
FBF[2:1] I LVTTL <sup>(1)</sup> Function select inputs for divide-by-2, divide-by-4, zero delay, or invert on the feedback bank (See Control Summary table)  FS I LVTTL <sup>(1)</sup> Selects appropriate oscillator circuit based on anticipated frequency range (See VCO Frequency Range Select table)  DS[1:0] I 3-Level <sup>(3)</sup> 3-level inputs for feedback input divider selection (See Divide Selection table)  PLL_EN I LVTTL <sup>(1)</sup> PLL enable/disable control. Set LOW for normal operation. When PLL_EN is HIGH, the PLL is disabled and REF[1:0] goes to all outputs.  PD I LVTTL <sup>(1)</sup> Power down control. When PD is LOW, the inputs are disabled and internal switching is stopped. OMODE selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW/HIGH, the nQ and QFB are stopped in a HIGH/LOW state, while the nQ and QFB are stopped in a LOW/HIGH state. When OMODE is LOW, the outputs are tri-stated. Set PD HIGH for normal operation.  LOCK O LVTTL PLL lock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to the inputs. The output will be 2.5V LVTTL. (For more information on application specific use of the LOCK pin, please see AN237.)  OMODE I LVTTL <sup>(1)</sup> Output disable control. Determines the outputs' disable state. Used in conjunction with nsOE and PD. (See Output Enable/Disable and Powerdown tables.)  VDDQ PWR Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.	PE	_	LVTTL <sup>(1)</sup>	
FS I LVTTL <sup>(1)</sup> Selects appropriate oscillator circuit based on anticipated frequency range (See VCO Frequency Range Select table)  DS(1:0) I 3-Level <sup>(3)</sup> 3-level inputs for feedback input divider selection (See Divide Selection table)  PLL_EN I LVTTL <sup>(1)</sup> PLL enable/disable control. Set LOW for normal operation. When PLL_EN is HIGH, the PLL is disabled and REF(1:0) goes to all outputs.  PD I LVTTL <sup>(1)</sup> Power down control. When PD is LOW, the inputs are disabled and internal switching is stopped. OMODE selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW/HIGH, the nQ and QFB are stopped in a HIGH/LOW state, while the nQ and QFB are stopped in a LOW/HIGH state. When OMODE is LOW, the outputs are tri-stated. Set PD HIGH for normal operation.  LOCK O LVTTL PLL lock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to the inputs. The output will be 2.5V LVTTL. (For more information on application specific use of the LOCK pin, please see AN237.)  OMODE I LVTTL <sup>(1)</sup> Output disable control. Determines the outputs' disable state. Used in conjunction with nsOE and PD. (See Output Enable/Disable and Powerdown tables.)  VDDQ PWR Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.	nF[2:1]		LVTTL <sup>(1)</sup>	Function select inputs for divide-by-2, divide-by-4, zero delay, or invert on each bank. (See Control Summary table.)
DS[1:0]   I   3-Level(3)   3-level inputs for feedback input divider selection (See Divide Selection table)   PLL_EN   I   LVTTL(1)   PLL enable/disable control. Set LOW for normal operation. When PLL_EN is HIGH, the PLL is disabled and REF[1:0] goes to all outputs.   PD   I   LVTTL(1)   Power down control. When PD is LOW, the inputs are disabled and internal switching is stopped. OMODE selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW/HIGH, the nQ and QFB are stopped in a HIGH/LOW state, while the nQ and QFB are stopped in a LOW/HIGH state. When OMODE is LOW, the outputs are tri-stated. Set PD HIGH for normal operation.  LOCK   O   LVTTL   PLL lock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to the inputs. The output will be 2.5V LVTTL. (For more information on application specific use of the LOCK pin, please see AN237.)  OMODE   I   LVTTL(1)   Output disable control. Determines the outputs' disable state. Used in conjunction with nsOE and PD. (See Output Enable/Disable and Powerdown tables.)  VDDQ   PWR   Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.  VDD   PWR   Power supply for phase locked loop, lock output, inputs, and other internal circuitry	FBF[2:1]	Ι	LVTTL <sup>(1)</sup>	Function select inputs for divide-by-2, divide-by-4, zero delay, or invert on the feedback bank (See Control Summary table)
PLL_EN I LVTTL <sup>(1)</sup> PLL enable/disable control. Set LOW for normal operation. When PLL_EN is HIGH, the PLL is disabled and REF[1:0] goes to all outputs.  PD I LVTTL <sup>(1)</sup> Power down control. When PD is LOW, the inputs are disabled and internal switching is stopped. OMODE selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW/HIGH, the nQ and QFB are stopped in a HIGH/LOW state, while the nQ and QFB are stopped in a LOW/HIGH state. When OMODE is LOW, the outputs are tri-stated. Set PD HIGH for normal operation.  LOCK O LVTTL PLL lock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to the inputs. The output will be 2.5V LVTTL. (For more information on application specific use of the LOCK pin, please see AN237.)  OMODE I LVTTL <sup>(1)</sup> Output disable control. Determines the outputs' disable state. Used in conjunction with nsOE and PD. (See Output Enable/Disable and Powerdown tables.)  VDDQ PWR Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.  PWR Power supply for phase locked loop, lock output, inputs, and other internal circuitry	FS	Ι	LVTTL <sup>(1)</sup>	Selects appropriate oscillator circuit based on anticipated frequency range (See VCO Frequency Range Select table)
PD I LVTTL <sup>(1)</sup> Power down control. When PD is LOW, the inputs are disabled and internal switching is stopped. OMODE selects whether the outputs are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW/HIGH, the nQ and QFB are stopped in a HIGH/LOW state, while the nQ and QFB are stopped in a LOW/HIGH state. When OMODE is LOW, the outputs are tri-stated. Set PD HIGH for normal operation.  LOCK O LVTTL PLL lock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to the inputs. The output will be 2.5V LVTTL. (For more information on application specific use of the LOCK pin, please see AN237.)  OMODE I LVTTL <sup>(1)</sup> Output disable control. Determines the outputs' disable state. Used in conjunction with nsOE and PD. (See Output Enable/Disable and Powerdown tables.)  VDD PWR Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.  PWR Power supply for phase locked loop, lock output, inputs, and other internal circuitry	DS[1:0]	_	3-Level <sup>(3)</sup>	3-level inputs for feedback input divider selection (See Divide Selection table)
are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW/HIGH, the nQ and QFB are stopped in a HIGH/LOW state, while the nQ and QFB are stopped in a LOW/HIGH state. When OMODE is LOW, the outputs are tri-stated. Set PD HIGH for normal operation.  LOCK O LVTTL PLL lock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to the inputs. The output will be 2.5V LVTTL. (For more information on application specific use of the LOCK pin, please see AN237.)  OMODE I LVTTL <sup>(1)</sup> Output disable control. Determines the outputs' disable state. Used in conjunction with nsOE and PD. (See Output Enable/Disable and Powerdown tables.)  VDDQ PWR Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.  PWR Power supply for phase locked loop, lock output, inputs, and other internal circuitry	PLL_EN	_	LVTTL <sup>(1)</sup>	PLL enable/disable control. Set LOW for normal operation. When PLL_EN is HIGH, the PLL is disabled and REF[1:0] goes to all outputs.
inputs. The output will be 2.5V LVTTL. (For more information on application specific use of the LOCK pin, please see AN237.)  OMODE  I LVTTL <sup>(1)</sup> Output disable control. Determines the outputs' disable state. Used in conjunction with nsOE and PD. (See Output Enable/Disable and Powerdown tables.)  VDDQ PWR Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.  VDD PWR Power supply for phase locked loop, lock output, inputs, and other internal circuitry		-		are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW/HIGH, the nQ and QFB are stopped in a HIGH/LOW state, while the nQ and QFB are stopped in a LOW/HIGH state. When OMODE
OMODE I LVTTL <sup>(1)</sup> Output disable control. Determines the outputs' disable state. Used in conjunction with nsOE and PD. (See Output Enable/Disable and Powerdown tables.)  VDDQ PWR Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.  VDD PWR Power supply for phase locked loop, lock output, inputs, and other internal circuitry	LOCK	0	LVTTL	. , , ,
Powerdown tables.)  VDDQ PWR Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.  VDD PWR Power supply for phase locked loop, lock output, inputs, and other internal circuitry				
VDDQ         PWR         Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.           VDD         PWR         Power supply for phase locked loop, lock output, inputs, and other internal circuitry	OMODE	I	LVTTL <sup>(1)</sup>	
VDD PWR Power supply for phase locked loop, lock output, inputs, and other internal circuitry				Powerdown tables.)
	VDDQ		PWR	Power supply for output buffers. When using 2.5V LVTTL, VDDQ should be connected to VDD.
GND PWR Ground	VDD		PWR	Power supply for phase locked loop, lock output, inputs, and other internal circuitry
	GND		PWR	Ground

#### NOTES

- 1. Pins listed as LVTTL inputs will accept 2.5V signals under all conditions. If the output is operating at 1.8V or 1.5V, the LVTTL inputs will accept 1.8V LVTTL signals as well.
- 2. Outputs are user selectable to drive 2.5V, 1.8V LVTTL, eHSTL, or HSTL interface levels when used with the appropriate VDDQ voltage.
- 3. 3-level inputs are static inputs and must be tied to Vpp or GND or left floating. These inputs are not hot-insertable or over voltage tolerant.

## **OUTPUT ENABLE/DISABLE**

nsOE	OMODE	Output
L	X	Normal Operation
Н	L	Tri-State
Н	Н	Gated <sup>(1)</sup>

### NOTE:

PE determines the level at which the outputs stop. When PE is LOW/HIGH, the nQ is stopped in a HIGH/LOW state while the nQ is stopped at a LOW/HIGH state.

### **POWERDOWN**

PD	OMODE	Output
Н	X	Normal Operation
L	L	Tri-State
L	Н	Gated <sup>(1)</sup>

#### NOTE:

 PE determines the level at which the outputs stop. When PE is LOW/HIGH, the nQ and QFB are stopped in a HIGH/LOW state, while the nQ and QFB are stopped in a LOW/HIGH state.

## **VCO FREQUENCY RANGE SELECT**

FS <sup>(1)</sup>	Min.	Max.	Unit
LOW	50	125	MHz
HIGH	100	250	MHz

#### NOTE:

1. The level to be set on FS is determined by the nominal operating frequency of the VCO. The VCO frequency (FNoM) always appears at nQ and nQ outputs when they are operated in their undivided modes. The frequency appearing at the REF[1:0] and REF[1:0] VREF[1:0] and FB and FB/VREF2 inputs will be FNOM when the QFB and QFB are undivided and DS[1:0] = MM. The frequency of REF[1:0] and REF[1:0] /VREF[1:0] and FB and FB/VREF2 inputs will be FNOM/2 or FNOM/4 when the part is configured for frequency multiplication by using a divided QFB and QFB and setting DS[1:0] = MM. Using the DS[1:0] inputs allows a different method for frequency multiplication (see Divide Selection table).

### EXTERNAL DIFFERENTIAL FEEDBACK

By providing a dedicated external differential feedback, the IDT5T2110 gives users flexibility with regard to divide selection. The FB and  $\overline{\text{FB}}/\text{VREF2}$  signals are compared with the input REF[1:0] and  $\overline{\text{REF}}$ [1:0]/VREF[1:0] signals at the phase detector in order to drive the VCO. Phase differences cause the VCO of the PLL to adjust upwards or downwards accordingly.

An internal loop filter moderates the response of the VCO to the phase detector. The loop filter transfer function has been chosen to provide minimal jitter (or frequency variation) while still providing accurate responses to input frequency changes.

## **DIVIDE SELECTION TABLE**

DS [1:0]	Divide-by-n	Permitted Output Divide-by-n connected to FB and FB/VREF2 <sup>(1)</sup>
Ш	2	1,2
LM	3	1
LH	4	1,2
ML	5	1,2
ММ	1	1, 2, 4
МН	6	1,2
HL	8	1
НМ	10	1
НН	12	1

#### NOTE:

# CONTROL SUMMARY TABLE FOR ALL OUTPUTS

nF2/FBF2	nF1/FBF1	Output Skew
L	L	Divide by 2
L	Н	Zero Delay
Н	L	Inverted
Н	Н	Divide by 4

<sup>1.</sup> Permissible output division ratios connected to FB and FB/VREF2. The frequencies of the REF[1:0] and REF[1:0] will be FNOM/N when the parts are configured for frequency multiplication by using an undivided output for FB and FB/VREF2 and setting DS[1:0] to N (N = 1-6, 8, 10, 12).

## INPUT/OUTPUT SELECTION(1)

01/0011 01 0EEE0110N						
Input	Output					
2.5V LVTTL SE	2.5VLVTTL					
1.8V LVTTL SE	]					
2.5V LVTTL DSE						
1.8V LVTTL DSE						
LVEPECL DSE						
eHSTL DSE						
HSTL DSE						
2.5V LVTTL DIF						
1.8V LVTTL DIF						
LVEPECL DIF						
eHSTL DIF						
HSTL DIF						
2.5V LVTTL SE	1.8VLVTTL					
1.8V LVTTL SE						
2.5V LVTTL DSE						
1.8V LVTTL DSE						
LVEPECL DSE						
eHSTL DSE						
HSTL DSE						
2.5V LVTTL DIF						
1.8V LVTTL DIF						
LVEPECL DIF	]					
eHSTL DIF						
HSTL DIF						

Input	Output
2.5V LVTTL SE	eHSTL
1.8V LVTTL SE	
2.5V LVTTL DSE	
1.8V LVTTL DSE	
LVEPECL DSE	
eHSTL DSE	
HSTL DSE	
2.5V LVTTL DIF	
1.8V LVTTL DIF	
LVEPECL DIF	
eHSTL DIF	
HSTL DIF	
2.5V LVTTL SE	HSTL
1.8V LVTTL SE	
2.5V LVTTL DSE	
1.8V LVTTL DSE	
LVEPECL DSE	
eHSTL DSE	
HSTL DSE	
2.5V LVTTL DIF	
1.8V LVTTL DIF	
LVEPECL DIF	
eHSTL DIF	
HSTL DIF	

#### NOTE:

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter		Min.	Max	Unit	
Vінн	Input HIGH Voltage Level(1)	3-Level Inputs Only	3-Level Inputs Only		_	V
VIMM	Input MID Voltage Level(1)	3-Level Inputs Only		V <sub>DD</sub> /2 - 0.2	V <sub>DD</sub> /2 + 0.2	V
VILL	Input LOW Voltage Level(1)	3-Level Inputs Only		_	0.4	V
		Vin = Vdd	HIGH Level	_	200	
l3	3-Level Input DC Current	$V_{IN} = V_{DD}/2$	MID Level	-50	+50	μΑ
	(RxS, TxS, DS[1:0])	VIN = GND	LOW Level	-200	_	
lpu	Input Pull-Up Current (PE)	VDD = Max., VIN =	V <sub>DD</sub> = Max., V <sub>IN</sub> = GND		_	μΑ

<sup>1.</sup> The INPUT/OUTPUT SELECTION Table describes the total possible combinations of input and output interfaces. Single-Ended (SE) inputs in a single-ended mode require the REF[1:0]/VREF[1:0] and FB/VREF2 pins to be left floating. Differential Single-Ended (DSE) is for single-ended operation in differential mode, requiring VREF[1:0] and VREF2. Differential (DIF) inputs are used only in differential mode.

<sup>1.</sup> These inputs are normally wired to V<sub>DD</sub>, GND, or left floating. Internal termination resistors bias unconnected inputs to V<sub>DD</sub>/2. If these inputs are switched dynamically after powerup, the function and timing of the outputs may be glitched, and the PLL may require additional tLock time before all datasheet limits are achieved.

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR HSTL(1)

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(7)</sup>	Max	Unit
Input Chara	cteristics						
Іін	Input HIGH Current	VDD = 2.7V	Vi = Vddq/GND	_	_	±5	μΑ
lıL	Input LOW Current	VDD = 2.7V	$V_{I} = GND/V_{DDQ}$	_	_	±5	
Vık	Clamp Diode Voltage	VDD = 2.3V, IN =	-18mA	_	- 0.7	- 1.2	V
Vin	DC Input Voltage			- 0.3		+3.6	V
VDIF	DC Differential Voltage(2,8)			0.2		_	V
Vсм	DC Common Mode Input Voltage(3,8)			680	750	900	mV
ViH	DC Input HIGH(4,5,8)			VREF + 100		_	mV
VIL	DC Input LOW <sup>(4,6,8)</sup>			_		VREF - 100	mV
VREF	Single-Ended Reference Voltage(4,8)			_	750	_	mV
Output Char	racteristics			-			
Vон	Output HIGH Voltage	Iон = -8mA		VDDQ - 0.4		_	V
		Іон = -100μА		VDDQ - 0.1		_	
Vol	Output LOW Voltage	IoL = 8mA		_		0.4	V
		loL = 100μA		_	·	0.1	
Vox	Qn/Qn and FB/FB Output Crossing Point			V <sub>DDQ</sub> /2 - 150	VDDQ/2	VDDQ/2 + 150	mV

- 1. See RECOMMENDED OPERATING RANGE table.
- 2. VDIF specifies the minimum input differential voltage (VTR VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.
- 3. Vcm specifies the maximum allowable range of (VTR + VcP) /2. Differential mode only.
- 4. For single-ended operation, in differential mode, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0].
- 5. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
- 6. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
- 7. Typical values are at VDD = 2.5V, VDDQ = 1.5V, +25°C ambient.
- 8. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)

## POWER SUPPLY CHARACTERISTICS FOR HSTL OUTPUTS(1)

Symbol	Parameter	Test Conditions <sup>(2)</sup>	Тур.	Max	Unit
IDDQ	Quiescent Vdd Power Supply Current(3)	$V_{DDQ} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$	15	25	mA
		$\overline{\text{PLL}_{EN}} = \text{HIGH}, DS[1:0] = MM, nF[2:1] = LH,$			
		FBF[2:1] = LH, Outputs enabled, All outputs unloaded			
Iddqq	Quiescent VDDQ Power Supply Current(3)	$V_{DDQ} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$	0.7	50	μΑ
		$\overline{\text{PLL}_{EN}} = \text{HIGH},  \text{DS}_{[1:0]} = \text{MM},  \text{nF}_{[2:1]} = \text{LH},$			
		FBF[2:1] = LH, Outputs enabled, All outputs unloaded			
Iddpd	Power Down Current	$V_{DD} = Max., \overline{PD} = LOW, \overline{NSOE} = LOW, \overline{PLL\_EN} = HIGH$	0.8	3	mA
lodd	Dynamic Vdd Power Supply	VDD = Max., VDDQ = Max., CL = 0pF	13	20	μA/MHz
	Current per Output				
Idddq	Dynamic VDDQ Power Supply	VDD = Max., VDDQ = Max., CL = 0pF	16	25	μA/MHz
	Current per Output				
Ітот	Total Power Vdd Supply Current(4)	VDDQ = 1.5V, Fvco = 100MHz, CL = 15pF	35	55	mA
		VDDQ = 1.5V, Fvco = 250MHz, CL = 15pF	55	85	
Ітото	Total Power VDDQ Supply Current(4)	VDDQ = 1.5V, Fvco = 100MHz, CL = 15pF	45	70	mA
		VDDQ = 1.5V, Fvco = 250MHz, CL = 15pF	80	120	

#### NOTES:

- 1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.
- 2. The termination resistors are excluded from these measurements.
- 3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.
- 4. FS = HIGH.

## DIFFERENTIAL INPUT ACTEST CONDITIONS FOR HSTL

Symbol	Parameter	Value	Units
VDIF	Input Signal Swing <sup>(1)</sup>	1	V
Vx	Differential Input Signal Crossing Point <sup>(2)</sup>	750	mV
Vтні	Input Timing Measurement Reference Level <sup>(3)</sup>	Crossing Point	V
tr, tr	Input Signal Edge Rate <sup>(4)</sup>	1	V/ns

- 1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.
- 2. A 750mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.
- 3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
- 4. The input signal edge rate of 1V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR eHSTL(1)

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(7)</sup>	Max	Unit			
Input Chara	nput Characteristics									
Іін	Input HIGH Current	$V_{DD} = 2.7V$	VI = VDDQ/GND	_	_	±5	μΑ			
lıL	Input LOW Current	$V_{DD} = 2.7V$	$V_{I} = GND/V_{DDQ}$	_	_	±5				
Vık	Clamp Diode Voltage	VDD = 2.3V, IIN =	-18mA	_	- 0.7	- 1.2	V			
Vin	DC Input Voltage			- 0.3		+3.6	V			
VDIF	DC Differential Voltage(2,8)			0.2		_	V			
Vсм	DC Common Mode Input Voltage(3,8)			800	900	1000	mV			
ViH	DC Input HIGH(4,5,8)			VREF + 100		_	mV			
VIL	DC Input LOW <sup>(4,6,8)</sup>			_		VREF - 100	mV			
VREF	Single-Ended Reference Voltage(4,8)			_	900	_	mV			
Output Char	racteristics			•						
Vон	Output HIGH Voltage	Iон = -8mA		VDDQ - 0.4		_	V			
		Іон = -100μА		VDDQ - 0.1		_	V			
Vol	Output LOW Voltage	IoL = 8mA		_		0.4	V			
		$IoL = 100 \mu A$		_		0.1	V			
Vox	Qn/Qn and FB/FB Output Crossing Point			VDDQ/2 - 150	VDDQ/2	VDDQ/2 + 150	mV			

#### NOTES:

- 1. See RECOMMENDED OPERATING RANGE table.
- 2. VDIF specifies the minimum input differential voltage (VTR VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.
- 3. Vcm specifies the maximum allowable range of (VTR + VcP) /2. Differential mode only.
- 4. For single-ended operation, in a differential mode, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0].
- 5. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
- 6. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
- 7. Typical values are at VDD = 2.5V, VDDQ = 1.8V, +25°C ambient.
- 8. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)

# POWER SUPPLY CHARACTERISTICS FOR eHSTL OUTPUTS(1)

Symbol	Parameter	Test Conditions <sup>(2)</sup>	Тур.	Max	Unit
IDDQ	Quiescent VDD Power Supply Current(3)	VDDQ = Max., REF = LOW, PD = HIGH, nSOE = LOW,	15	25	mA
		$\overline{\text{PLL}_{EN}} = \text{HIGH},  \text{DS}_{[1:0]} = \text{MM},  \text{nF}_{[2:1]} = \text{LH},$			
		FBF[2:1] = LH, Outputs enabled, All outputs unloaded			
Iddqq	Quiescent VDDQ Power Supply Current(3)	VDDQ = Max., REF = LOW, PD = HIGH, NSOE = LOW,	1.7	50	μΑ
		$\overline{\text{PLL}_{EN}} = \text{HIGH}, \ DS[1:0] = \text{MM}, \ nF[2:1] = \text{LH},$			
		FBF[2:1] = LH, Outputs enabled, All outputs unloaded			
IDDPD	Power Down Current	$V_{DD} = Max., \overline{PD} = LOW, \overline{nSOE} = LOW, \overline{PLL\_EN} = HIGH$	0.8	3	mA
lodd	Dynamic Vdd Power Supply	VDD = Max., VDDQ = Max., CL = 0pF	13	20	μA/MHz
	Current per Output				
IDDDQ	Dynamic VDDQ Power Supply	VDD = Max., VDDQ = Max., CL = 0pF	20	30	μA/MHz
	Current per Output				
Ітот	Total Power Vdd Supply Current(4)	VDDQ = 1.8V, FVCO = 100MHz, CL = 15pF	35	55	mA
		VDDQ = 1.8V, FVCO = 250MHz, CL = 15pF	55	85	]
Ітото	Total Power VDDQ Supply Current(4)	VDDQ = 1.8V, Fvco = 100MHz, CL = 15pF	50	75	mA
		V <sub>DDQ</sub> = 1.8V, F <sub>VCO</sub> = 250MHz, C <sub>L</sub> = 15pF	115	175	

- 1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.
- 2. The termination resistors are excluded from these measurements.
- 3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.
- 4. FS = HIGH

## DIFFERENTIAL INPUT ACTEST CONDITIONS FOR eHSTL

Symbol	Parameter	Value	Units
VDIF	Input Signal Swing <sup>(1)</sup>	1	V
Vx	Differential Input Signal Crossing Point(2)	900	mV
Vтні	Input Timing Measurement Reference Level <sup>(3)</sup>	Crossing Point	V
tr, tr	Input Signal Edge Rate <sup>(4)</sup>	1	V/ns

#### NOTES:

- 1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.
- 2. A 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.
- 3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
- 4. The input signal edge rate of 1V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR LVEPECL<sup>(1)</sup>

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(2)</sup>	Max	Unit		
Input Characteristics									
Іін	Input HIGH Current	V <sub>DD</sub> = 2.7V	$V_I = V_{DDQ}/GND$	_	_	±5	μΑ		
lıL	Input LOW Current	V <sub>DD</sub> = 2.7V	$V_{I} = GND/V_{DDQ}$	_	_	±5			
Vık	Clamp Diode Voltage	VDD = 2.3V, IN = -18mA		_	- 0.7	- 1.2	V		
Vin	DC Input Voltage			- 0.3	_	3.6	V		
Vсм	DC Common Mode Input Voltage(3,5)			915	1082	1248	mV		
VREF	Single-Ended Reference Voltage(4,5)			_	1082	_	mV		
ViH	DC Input HIGH			1275	_	1620	mV		
VIL	DC Input LOW			555	_	875	mV		

- 1. See RECOMMENDED OPERATING RANGE table.
- 2. Typical values are at V<sub>DD</sub> = 2.5V, +25°C ambient.
- 3. Vcm specifies the maximum allowable range of (VTR + VcP) /2. Differential mode only.
- 4. For single-ended operation while in differential mode, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0].
- 5. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)

## DIFFERENTIAL INPUT ACTEST CONDITIONS FOR LVEPECL

Symbol	Parameter	Value	Units
VDIF	Input Signal Swing <sup>(1)</sup>	732	mV
Vx	Differential Input Signal Crossing Point(2)	1082	mV
Vтні	Input Timing Measurement Reference Level <sup>(3)</sup>	Crossing Point	V
tR, tF	Input Signal Edge Rate <sup>(4)</sup>	1	V/ns

#### NOTES:

- The 732mV peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.
- 2. A 1082mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.
- 3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
- 4. The input signal edge rate of 1V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR 2.5V

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(8)</sup>	Max	Unit
nput Chara	cteristics	•					
Іін	Input HIGH Current	VDD = 2.7V	$V_I = V_{DDQ}/GND$	_	_	±5	μΑ
lı∟	Input LOW Current	VDD = 2.7V	$V_{I} = GND/V_{DDQ}$	_	_	±5	
Vık	Clamp Diode Voltage	VDD = 2.3V, IN =	:-18mA		- 0.7	- 1.2	V
VIN	DC Input Voltage			- 0.3		+3.6	V
Single-Ende	ed Inputs <sup>(2)</sup>						
ViH	DC Input HIGH			1.7		_	V
VIL	DC Input LOW			T - T		0.7	V
Differential	Inputs						
VDIF	DC Differential Voltage <sup>(3,9)</sup>			0.2		_	V
Vсм	DC Common Mode Input Voltage <sup>(4,9)</sup>			1150	1250	1350	mV
ViH	DC Input HIGH(5,6,9)			VREF + 100		_	mV
VIL	DC Input LOW <sup>(5,7,9)</sup>			_		VREF - 100	mV
VREF	Single-Ended Reference Voltage(5,9)			_	1250	_	mV
Output Chai	racteristics					-	
Vон	Output HIGH Voltage	Iон = -12mA		VDDQ - 0.4		_	V
		Іон = -100μА		VDDQ - 0.1		_	V
Vol	Output LOW Voltage	IoL = 12mA		_		0.4	V
ľ		lo <sub>L</sub> = 100μA		_		0.1	V

- 1. See RECOMMENDED OPERATING RANGE table.
- 2. For 2.5V LVTTL single-ended operation, the RxS pin is tied HIGH and REF[1:0]/VREF[1:0] is left floating. If TxS is HIGH, FB/VREF2 should be left floating.
- 3. VDIF specifies the minimum input differential voltage (VTR VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.
- 4. Vcm specifies the maximum allowable range of (VTR + VCP) /2. Differential mode only.
- 5. For single-ended operation, in differential mode, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0].
- 6. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
- 7. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
- 8. Typical values are at VDD = 2.5V, VDDQ = VDD,  $+25^{\circ}C$  ambient.
- 9. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)

## POWER SUPPLY CHARACTERISTICS FOR 2.5V LVTTL OUTPUTS(1)

Symbol	Parameter	Test Conditions <sup>(2)</sup>	Тур.	Max	Unit
Iddq	Quiescent VDD Power Supply Current(3)	VDDQ = Max., REF = LOW, PD = HIGH, NSOE = LOW,	15	25	mA
		$\overline{\text{PLL}}_{EN} = \text{HIGH, DS}_{[1:0]} = \text{MM, nF}_{[2:1]} = \text{LH,}$			
		FBF[2:1] = LH, Outputs enabled, All outputs unloaded			
Iddqq	Quiescent VDDQ Power Supply Current(3)	VDDQ = Max., REF = LOW, PD = HIGH, NSOE = LOW,	12	50	μΑ
		$\overline{\text{PLL}}_{EN} = \text{HIGH, DS}_{[1:0]} = \text{MM, nF}_{[2:1]} = \text{LH,}$			
		FBF[2:1] = LH, Outputs enabled, All outputs unloaded			
IDDPD	Power Down Current	VDD = Max., PD = LOW, nSOE = LOW, PLL_EN = HIGH	0.5	3	mA
Iddd	Dynamic Vdd Power Supply	VDD = Max., VDDQ = Max., CL = 0pF	15	25	μA/MHz
	Current per Output				
Idddq	Dynamic VDDQ Power Supply	VDD = Max., VDDQ = Max., CL = 0pF	30	40	μA/MHz
	Current per Output				
Ітот	Total Power Vdd Supply Current(4)	VDDQ = 2.5V., Fvco = 100MHz, CL = 15pF	40	60	mA
		VDDQ = 2.5V., Fvco = 250MHz, CL = 15pF	60	90	
Ітото	Total Power VDDQ Supply Current(4)	VDDQ = 2.5V., Fvco = 100MHz, CL = 15pF	80	120	mA
		VDDQ = 2.5V., Fvco = 250MHz, CL = 15pF	200	300	

#### NOTES:

- 1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.
- 2. The termination resistors are excluded from these measurements.
- 3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.
- 4. FS = HIGH.

## DIFFERENTIAL INPUT ACTEST CONDITIONS FOR 2.5V LVTTL

Symbol	Parameter	Value	Units
VDIF	Input Signal Swing <sup>(1)</sup>	VDD	V
Vx	Differential Input Signal Crossing Point <sup>(2)</sup>	V <sub>DD</sub> /2	V
Vтні	Input Timing Measurement Reference Level <sup>(3)</sup>	Crossing Point	V
tr, tr	Input Signal Edge Rate <sup>(4)</sup>	2.5	V/ns

#### NOTES:

- 1. A nominal 2.5V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.
- 2. A nominal 1.25V crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.
- 3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
- 4. The input signal edge rate of 2.5V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

## SINGLE-ENDED INPUT ACTEST CONDITIONS FOR 2.5V LVTTL

Symbol	Parameter	Value	Units
ViH	Input HIGH Voltage	VDD	V
VIL	Input LOW Voltage	0	V
Vтні	Input Timing Measurement Reference Level(1)	V <sub>DD</sub> /2	V
tr, tr	Input Signal Edge Rate <sup>(2)</sup>	2	V/ns

- 1. A nominal 1.25V timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.
- 2. The input signal edge rate of 2V/ns or greater is to be maintained in the 10% to 90% range of the input waveform.

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR 1.8V LVTTL<sup>(1)</sup>

Symbol	Parameter	Test Co	onditions	Min.	Typ. <sup>(8)</sup>	Max	Unit
Input Characteristics							
Іін	Input HIGH Current	$V_{DD} = 2.7V$	$V_I = V_{DDQ}/GND$		_	±5	μΑ
lıL	Input LOW Current	VDD = 2.7V	$V_{I} = GND/V_{DDQ}$		_	±5	
Vık	Clamp Diode Voltage	VDD = 2.3V, In =	-18mA	_	- 0.7	- 1.2	V
Vin	DC Input Voltage			- 0.3		VDDQ + 0.3	V
Single-End	ed Inputs <sup>(2)</sup>	_					
ViH	DC Input HIGH			1.073(10)		_	V
VıL	DC Input LOW					0.683(11)	V
Differential	Inputs						
VDIF	DC Differential Voltage <sup>(3,9)</sup>			0.2		_	V
Vсм	DC Common Mode Input Voltage(4,9)			825	900	975	mV
ViH	DC Input HIGH(5,6,9)			VREF + 100		_	mV
VIL	DC Input LOW <sup>(5,7,9)</sup>			_		VREF - 100	mV
VREF	Single-Ended Reference Voltage <sup>(5,9)</sup>				900	_	mV
Output Cha	racteristics						
Vон	Output HIGH Voltage	Iон = -6mA		VDDQ - 0.4		_	V
		Іон = -100μА		VDDQ - 0.1		_	V
Vol	Output LOW Voltage	IoL = 6mA				0.4	V
		IoL = 100μA	_	[		0.1	V

- 1. See RECOMMENDED OPERATING RANGE table.
- 2. For 1.8V LVTTL single-ended operation, the RxS pin is MID and REF[1:0]/VREF[1:0] is left floating. If TxS is MID, FB/VREF2 should be left floating.
- 3. VDIF specifies the minimum input differential voltage (VTR VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. Differential mode only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.
- 4. Vcm specifies the maximum allowable range of (VTR + VcP) /2. Differential mode only.
- 5. For single-ended operation in differential mode, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0]. The input is guaranteed to toggle within ±200mV of VREF[1:0] when VREF[1:0] is constrained within ±600mV and VDDI-600mV, where VDDI is the nominal 1.8V power supply of the device driving the REF[1:0] input. To guarantee switching in voltage range specified in the JEDEC 1.8V LVTTL interface specification, VREF[1:0] must be maintained at 900mV with appropriate tolerances.
- 6. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
- 7. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
- 8. Typical values are at VDD = 2.5V, VDDQ = 1.8V, +25°C ambient.
- 9. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)
- 10. This value is the worst case minimum VIH over the specification range of the 1.8V power supply. The 1.8V LVTTL specification is VIH = 0.65 \* VDD where VDD is 1.8V ± 0.15V. However, the LVTTL translator is supplied by a 2.5V nominal supply on this part. To ensure compliance with the specification, the translator was designed to accept the calculated worst case value (VIH = 0.65 \* [1.8 0.15V]) rather than reference against a nominal 1.8V supply.
- 11. This value is the worst case maximum V<sub>IL</sub> over the specification range of the 1.8V power supply. The 1.8V LVTTL specification is V<sub>IL</sub> = 0.35 \* V<sub>DD</sub> where V<sub>DD</sub> is 1.8V ± 0.15V. However, the LVTTL translator is supplied by a 2.5V nominal supply on this part. To ensure compliance with the specification, the translator was designed to accept the calculated worst case value (V<sub>IL</sub> = 0.35 \* [1.8 + 0.15V]) rather than reference against a nominal 1.8V supply.

# POWER SUPPLY CHARACTERISTICS FOR 1.8V LVTTL OUTPUTS(1)

Symbol	Parameter	Test Conditions <sup>(2)</sup>	Тур.	Max	Unit
Iddq	Quiescent VDD Power Supply Current(3)	$V_{DDQ} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$	15	25	mA
		$\overline{\text{PLL}_{EN}} = \text{HIGH},  \text{DS}_{[1:0]} = \text{MM},  \text{nF}_{[2:1]} = \text{LH},$			
		FBF[2:1]=LH, Outputs enabled, All outputs unloaded			
Iddqq	Quiescent VDDQ Power Supply Current(3)	$V_{DDQ} = Max., REF = LOW, \overline{PD} = HIGH, \overline{nSOE} = LOW,$	1.5	50	μΑ
		$\overline{\text{PLL}_{EN}} = \text{HIGH},  \text{DS}_{[1:0]} = \text{MM},  \text{nF}_{[2:1]} = \text{LH},$			
		FBF[2:1]=LH, Outputs enabled, All outputs unloaded			
IDDPD	Power Down Current	$V_{DD} = Max., \overline{PD} = LOW, \overline{nSOE} = LOW, \overline{PLL\_EN} = HIGH$	0.5	3	mA
Iddd	Dynamic Vdd Power Supply	VDD = Max., VDDQ = Max., CL = 0pF	16	25	μA/MHz
	Current per Output				
Idddq	Dynamic VDDQ Power Supply	VDD = Max., VDDQ = Max., CL = 0pF	22	30	μA/MHz
	Current per Output				
Ітот	Total Power Vdd Supply Current(4)	VDDQ = 1.8V., Fvco = 100MHz, CL = 15pF	40	60	mA
		VDDQ = 1.8V., FVCO = 250MHz, CL = 15pF	70	105	
Ιτοτα	Total Power VDDQ Supply Current <sup>(4)</sup>	VDDQ = 1.8V., FVCO = 100MHz, CL = 15pF	55	85	mA
		VDDQ = 1.8V., Fvco = 250MHz, CL = 15pF	135	205	

#### NOTES:

- 1. These power consumption characteristics are for all the valid input interfaces and cover the worst case input and output interface combinations.
- 2. The termination resistors are excluded from these measurements.
- 3. If the differential input interface is used, the true input is held LOW and the complementary input is held HIGH.
- 4. FS = HIGH.

## DIFFERENTIAL INPUT ACTEST CONDITIONS FOR 1.8V LVTTL

Symbol	Parameter	Value	Units
VDIF	Input Signal Swing <sup>(1)</sup>	VDDI	V
Vx	Differential Input Signal Crossing Point <sup>(2)</sup>	VDDI/2	mV
Vтні	Input Timing Measurement Reference Level <sup>(3)</sup>	Crossing Point	V
tr, tr	Input Signal Edge Rate <sup>(4)</sup>	1.8	V/ns

#### NOTES:

- 1. V<sub>DDI</sub> is the nominal 1.8V supply (1.8V ± 0.15V) of the part or source driving the input. A nominal 1.8V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the V<sub>DIF</sub> (AC) specification under actual use conditions.
- 2. A nominal 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.
- 3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
- 4. The input signal edge rate of 1.8V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

## SINGLE-ENDED INPUT ACTEST CONDITIONS FOR 1.8V LVTTL

Symbol	Parameter	Value	Units
ViH	Input HIGH Voltage <sup>(1)</sup>	VDDI	V
VIL	Input LOW Voltage	0	V
Vтні	Input Timing Measurement Reference Level <sup>(2)</sup>	V <sub>DDI</sub> /2	mV
tR, tF	Input Signal Edge Rate <sup>(3)</sup>	2	V/ns

- 1. VDDI is the nominal 1.8V supply (1.8V  $\pm$  0.15V) of the part or source driving the input.
- 2. A nominal 900mV timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.
- 3. The input signal edge rate of 2V/ns or greater is to be maintained in the 10% to 90% range of the input waveform.

## AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Min.	Тур.	Max	Unit	
FNOM	VCO Frequency Range Select Tab				able	
trpw	Reference Clock Pulse Width HIGH or LOW		1	_	_	ns
trpw	Feedback Input Pulse Width HIGH or LOW		1	_	_	ns
tsk(o)	Output Skew (Rise-Rise, Fall-Fall, Nominal)(1,	.2)	_	_	100	ps
tsκ1(ω)	Multiple Frequency Skew (Rise-Rise, Fall-Fall	I, Nominal-Divided, Divided-Divided)(1,2,3)	_	_	100	ps
tsk2(w)	Multiple Frequency Skew (Rise-Fall, Nominal-	-Divided, Divided-Divided) <sup>(1,2,3)</sup>	_	_	300	ps
tsk1(INV)	Inverting Skew (Nominal-Inverted) <sup>(1,2)</sup>		_	_	300	ps
tsk2(INV)	Inverting Skew (Rise-Rise, Fall-Fall, Rise-Fall	, Inverted-Divided) <sup>(1,2,3)</sup>	_	_	300	ps
tsk(pr)	Process Skew <sup>(1,2,4)</sup>		_	_	300	ps
t(φ)	REF Input to FB Static Phase Offset <sup>(5)</sup>		-100	_	100	ps
topcv	Output Duty Cycle Variation from 50% <sup>(11,12)</sup>	1.8V LVTTL	-375	_	375	ps
		2.5V LVTTL	-275	_	275	
torise	Output Rise Time <sup>(6)</sup>	HSTL/eHSTL/1.8V LVTTL	_	_	1.2	ns
		2.5V LVTTL	_	_	1	
<b>t</b> OFALL	Output Fall Time <sup>(6)</sup>	HSTL/eHSTL/1.8V LVTTL	_	_	1.2	ns
		2.5V LVTTL	_	_	1	
t_	Power-up PLL Lock Time <sup>(7)</sup>		_	_	1	ms
t∟(ω)	PLL Lock Time After Input Frequency Change	(7)	_	_	1	ms
tL(PD)	PLL Lock Time After Asserting PD Pin(7)		_	_	1	ms
tL(REFSEL1)	PLL Lock Time After Change in REF_SEL <sup>(7,9)</sup>		_	_	100	μs
tL(REFSEL2)	PLL Lock Time After Change in REF_SEL (RE	F1 and REF0 are different frequency) <sup>(7)</sup>	_	_	1	ms
tлт(cc)	Cycle-to-Cycle Output Jitter (peak-to-peak)(2,8)		_	50	75	ps
tjit(per)	Period Jitter (peak-to-peak) <sup>(2,8)</sup>		_	_	75	ps
tjit(HP)	Half Period Jitter (peak-to-peak) <sup>(2,8,10)</sup>		_	_	125	ps
tuit(duty)	Duty Cycle Jitter (peak-to-peak)(2,8)		_	_	100	ps
Vox	HSTL and eHSTL Differential True and Comple	ementary Output Crossing Voltage Level	V <sub>DDQ</sub> /2 - 150	VDDQ/2	VDDQ/2 + 150	mV


- 1. Skew is the time between the earliest and latest output transition among all outputs when all outputs are loaded with the specified load.
- 2. For differential LVTTL outputs, the measurement is made at VDDO/2, where the true outputs are only compared with other true outputs and the complementary outputs are only compared to other complementary outputs. For differential HSTL/eHSTL outputs, the measurement is made at the crossing point (Vox) of the true and complementary signals.
- 3. There are three classes of outputs: nominal (zero delay), inverted, and divided (divide-by-2 or divide-by-4 mode).
- 4. tsk(PR) is the output to corresponding output skew between any two devices operating under the same conditions (VDD and VDDO, ambient temperature, air flow, etc.).
- 5. t(φ) is measured with REF and FB the same type of input, the same rise and fall times. For TxS/RxS = MID or HIGH, the measurement is taken from VTHI on REF to VTHI on FB. For TxS/RxS = LOW, the measurement is taken from the crosspoint of REF/REF to the crosspoint of FB/FB. All outputs are set to zero delay, FB input divider is set to divide-by-one, and FS = HIGH.
- 6. Output rise and fall times are measured between 20% to 80% of the actual output voltage swing.
- tL, tL(ω), tL(REFSEL2), and tL(PD) are the times that are required before the synchronization is achieved. These specifications are valid only after VDD/VDDQ is stable and within the normal operating limits. These parameters are measured from the application of a new signal at REF or FB, or after PD is (re)asserted until t(φ) is within specified limits.
- 8. The jitter parameters are measured with all outputs selected for zero delay, FB input divider is set to divide-by-one, and FS = HIGH.
- 9. Both REF inputs must be the same frequency, but up to  $\pm 180^{\circ}$  out of phase.
- 10. For HSTL/eHSTL outputs only.
- 11. For LVTTL outputs only.
- 12. topcv is measured with all outputs selected for zero delay.

# AC DIFFERENTIAL INPUT SPECIFICATIONS(1)

Symbol	Parameter	Min.	Тур.	Max	Unit
tw	Reference/Feedback Input Clock Pulse Width HIGH or LOW (HSTL/eHSTL outputs)(2)	1	_	1	ns
	Reference/Feedback Input Clock Pulse Width HIGH or LOW (2.5V / 1.8V LVTTL outputs)(2)	1	_	1	
HSTL/eHSTL	/1.8V LVTTL/2.5V LVTTL				
VDIF	AC Differential Voltage <sup>(3)</sup>	400	_	ı	mV
ViH	AC Input HIGH(4,5)	Vx + 200	_	ı	mV
VIL	AC Input LOW <sup>(4,6)</sup>	_	_	Vx - 200	mV
LVEPECL					
VDIF	AC Differential Voltage <sup>(3)</sup>	400	_	_	mV
ViH	AC Input HIGH <sup>(4)</sup>	1275	_	_	mV
VIL	AC Input LOW <sup>(4)</sup>	_	_	875	mV

- 1. For differential input mode, RxS is tied to GND.
- 2. Both differential input signals should not be driven to the same level simultaneously. The input will not change state until the inputs have crossed and the voltage range defined by VDIF has been met or exceeded.
- 3. Differential mode only. VDIF specifies the minimum input voltage (VTR VcP) required for switching where VTR is the "true" input level and VcP is the "complement" input level. The AC differential voltage must be achieved to guarantee switching to a new state.
- 4. For single-ended operation, REF[1:0]/VREF[1:0] is tied to the DC voltage VREF[1:0]. Refer to each input interface's DC specification for the correct VREF[1:0] range.
- 5. Voltage required to switch to a logic HIGH, single-ended operation only.
- 6. Voltage required to switch to a logic LOW, single-ended operation only.


# AC TIMING DIAGRAM(1)



## NOTE:


1. The AC TIMING DIAGRAM applies to PE = VDD. For PE = GND, the negative edge of FB aligns with the negative edge of REF[1:0], divided outputs change on the negative edge of REF[1:0], and the positive edges of the divide-by-2 and divide-by-4 signals align.

# JITTER AND OFFSET TIMING WAVEFORMS



$$t_{jit(cc)} = |t_{cycle n} - t_{cycle n+1}|$$

Cycle-to-Cycle jitter



$$t_{(\emptyset)} = \frac{ \begin{array}{c} n = N \\ 1 & t_{(\emptyset)n} \end{array} }{N}$$


(N is a large number of samples)

Static Phase Offset

#### NOTE


1. Diagram for PE = H and TxS/RxS = L.

## JITTER AND OFFSET TIMING WAVEFORMS




$$t_{JIT(DUTY)} = |t_{W(MAX)} - t_{W(MIN)}|$$

## **Duty-Cycle Jitter**



$$t_{jit(per)} = \left| t_{cycle} n - \frac{1}{f_0} \right|$$


## Period jitter



$$t_{jit(hper)} = t_{half period n} - \frac{1}{2^*f_0}$$

Half-Period jitter

# TEST CIRCUITS AND CONDITIONS




Test Circuit for Differential Input<sup>(1)</sup>

# **DIFFERENTIAL INPUT TEST CONDITIONS**

Symbol	$V_{DD} = 2.5V \pm 0.2V$	Unit
R1	100	Ω
R2	100	Ω
VDDI	Vcm*2	V
Vтні	HSTL: Crossing of REF[1:0] and REF[1:0]  eHSTL: Crossing of REF[1:0] and REF[1:0]  LVEPECL: Crossing of REF[1:0] and REF[1:0]  1.8V LVTTL: VDDI/2  2.5V LVTTL: VDD/2	V


<sup>1.</sup> This input configuration is used for all input interfaces. For single-ended testing, the  $\overline{\text{REF}}_{[1:0]}$  must be left floating. For testing single-ended in differential input mode, the  $\overline{\text{Vin}}$  should be floating.



Test Circuit for Differential Outputs

# DIFFERENTIAL OUTPUT TEST CONDITIONS

Symbol	V <sub>DD</sub> = 2.5V ± 0.2V	Unit
	VDDQ = Interface Specified	
CL	15	pF
R1	100	Ω
R2	100	Ω
Vox	HSTL: Crossing of nQ and nQ	V
	eHSTL: Crossing of nQ and nQ	
Vтно	1.8V LVTTL: VDDQ/2	V
	2.5V LVTTL: VDDQ/2	
SW1	TxS = MID or HIGH	Open
	TxS = LOW	Closed




Test Circuit for Differential Feedback

# DIFFERENTIAL FEEDBACK TEST CONDITIONS

Symbol	VDD = 2.5V ± 0.2V	Unit
	VDDQ = Interface Specified	
CL	15	pF
R1	100	Ω
R2	100	Ω
Vox	HSTL: Crossing of QFB and QFB	V
	eHSTL: Crossing of Qгв and Qгв	
VTHO	1.8V LVTTL: VDDQ/2	V
	2.5V LVTTL: VDDQ/2	
SW1	TxS = MID or HIGH	Open
	TxS = LOW	Closed


# RECOMMENDED LANDING PATTERN



NL 68 pin

NOTE: All dimensions are in millimeters.

## **ORDERING INFORMATION**



## REVISION HISTORY

3/18/14 Product Discontinuation Notice - Last time buy expires January 27, 2015, PDN# CQ-14-01



6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 for Tech Support: clockhelp@idt.com

www.idt.com