

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









2.5V Single Data Rate 1:10 Clock Buffer Terabuffer™ Jr.

PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES SEPTEMBER 7, 2016 DATASHEET

FEATURES:

- Optimized for 2.5V LVTTL
- Guaranteed Low Skew < 125ps (max)
- Very low duty cycle distortion < 300ps (max)
- High speed propagation delay < 2ns. (max)
- Up to 200MHz operation
- · Very low CMOS power levels
- · Hot insertable and over-voltage tolerant inputs
- · 1:10 fanout buffer
- 2.5V VDD
- Available in TSSOP package
- NOT RECOMMENDED FOR NEW DESIGNS
- For replacement part use 8T39S11

APPLICATIONS:


· Clock and signal distribution

DESCRIPTION:

The 5t9070 2.5V single data rate (SDR) clock buffer is a single-ended input to ten single-ended outputs buffer built on advanced metal CMOS technology. The SDR clock buffer fanout from a single input to ten single-ended outputs reduces the loading on the preceding driver and provides an efficient clock distribution network.

The 5t9070 has two output banks that can be asynchronously enabled/ disabled. Multiple power and grounds reduce noise.


FUNCTIONAL BLOCK DIAGRAM



1



PIN CONFIGURATION



TSSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VDD	Power Supply Voltage	-0.5 to +3.6	V
Vı	Input Voltage	-0.5 to +3.6	V
Vo	Output Voltage	-0.5 to VDD +0.5	V
Tstg	Storage Temperature	-65 to +165	°C
TJ	Junction Temperature	150	°C

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation of the
device at these or any other conditions above those indicated in the operational sections
of this specification is not implied. Exposure to absolute maximum rating conditions for
extended periods may affect reliability.

CAPACITANCE(1) (TA = +25°C, F = 1.0MHz)

Symbol	Parameter	Min	Tvp.	Max.	Unit
CIN	Input Capacitance	_	6	_	pF

NOTE:

1. This parameter is measured at characterization but not tested.

RECOMMENDED OPERATING RANGE

Symbol	Description	Min.	Tvp.	Max.	Unit
TA	Ambient Operating Temperature	-40	+25	+85	°C
VDD	Internal Power Supply Voltage	2.3	2.5	2.7	V



PIN DESCRIPTION

Symbol	I/O	Type	Description
A		LVTTL	Clock input
G1	I	LVTTL	Gate for outputs Q1 through Q5. When $\overline{G1}$ is LOW, these outputs are enabled. When $\overline{G1}$ is HIGH, these outputs are asynchronously disabled to the level designated by GL ⁽¹⁾ .
G2	Ι	LVTTL	Gate for outputs Q6 through Q10. When $\overline{G2}$ is LOW, these outputs are enabled. When $\overline{G2}$ is HIGH, these outputs are asynchronously disabled to the level designated by $GL^{(1)}$.
GL		LVTTL	Specifies output disable level. If HIGH, the outputs disable HIGH. If LOW, the outputs disable LOW.
Qn	0	LVTTL	Clock outputs
VDD		PWR	Power supply for the device core, inputs, and outputs
GND		PWR	Power supply return for power

NOTE:

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (1)

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽⁴⁾	Max	Unit
Іін	Input HIGH Current	$V_{DD} = 2.7V$ $V_{I} = V_{DD}/GND$		_	±5	μΑ
lı∟	Input LOW Current	$V_{DD} = 2.7V$ $V_{I} = GND/V_{DD}$		_	±5	
Vik	Clamp Diode Voltage	V _{DD} = 2.3V, lin = -18mA		- 0.7	- 1.2	V
Vin	DC Input Voltage		- 0.3		+3.6	V
ViH	DC Input HIGH ⁽²⁾		1.7		_	V
VIL	DC Input LOW ⁽³⁾				0.7	V
Voн	Output HIGH Voltage	loн = -12mA	V _{DD} - 0.4		_	V
		Iон = -100µА	V _{DD} - 0.1		_	V
Vol	Output LOW Voltage	loL = 12mA			0.4	V
		IoL = 100μA	-		0.1	V
ı			1		I	1

NOTES:

- 1. See RECOMMENDED OPERATING RANGE table.
- 2. Voltage required to maintain a logic HIGH.
- 3. Voltage required to maintain a logic LOW.
- 4. Typical values are at $V_{DD} = 2.5V$, $+25^{\circ}C$ ambient.

^{1.} Because the gate controls are asynchronous, runt pulses are possible. It is the user's responsibility to either time the gate control signals to minimize the possibility of runt pulses or be able to tolerate them in down stream circuitry.



POWER SUPPLY CHARACTERISTICS

Symbol	Parameter Parameter	Test Conditions(1)	Typ.	Max	Unit
IDDQ	Quiescent Vdd Power Supply Current Vdd = Max., Reference Clock = LOW		1.5	2	mA
		Outputs enabled, All outputs unloaded			
lddd	Dynamic Vod Power Supply Current per Output	VDD = Max., VDD = Max., CL = 0pF	150	200	μA/MHz
Ітот	Total Power VDD Supply Current	VDD = 2.5V., FREFERENCE CLOCK = 100MHz, CL = 15pF	70	90	mA
		VDD = 2.5V., FREFERENCE CLOCK = 200MHz, CL = 15pF	100	150	

NOTE:

INPUT AC TEST CONDITIONS

Symbol	Parameter Parameter	Value	Units
ViH	Input HIGH Voltage	VDD	V
VIL	Input LOW Voltage	0	V
VTH	Input Timing Measurement Reference Level(1)	V _{DD} /2	V
tr, tr	Input Signal Edge Rate ⁽²⁾	2	V/ns

NOTES:

AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE(4)

Symbol	Parameter	Min.	Тур.	Max	Unit
Skew Parameters	5				
tsk(o)	Same Device Output Pin-to-Pin Skew(1)			125	ps
tsk(p)	Pulse Skew ⁽²⁾	_		300	ps
tsk(PP)	Part-to-Part Skew ⁽³⁾	-	_	300	ps
Propagation Dela	ny .				
tрцн	Propagation Delay A to Qn		_	2	ns
t PHL					
tr	Output Rise Time (20% to 80%)	350		850	ps
tF	Output Fall Time (20% to 80%)	350	_	850	ps
fo	Frequency Range	-	_	200	MHz
Output Gate Enal	ble/Disable Delay	'			
tpge	Output Gate Enable to Qn			3.5	ns
tpgd	Output Gate Enable to Qn Driven to GL Designated Level	_	_	3	ns
NOTES:	-	•			

NOTES:

- 1. Skew measured between all outputs under identical input and output transitions and load conditions on any one device.
- 2. Skew measured is the difference between propagation delay times tphL and tpLH of any output under identical input and output transitions and load conditions on any one device.
- 3. Skew measured is the magnitude of the difference in propagation times between any outputs of two devices, given identical transitions and load conditions at identical VDD levels and temperature.
- 4. Guaranteed by design.


^{1.} The termination resistors are excluded from these measurements.

^{1.} A nominal 1.25V timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.

 $^{2. \ \, \}text{The input signal edge rate of 2V/ns or greater is to be maintained in the 10\% to 90\% range of the input waveform.}$



AC TIMING WAVEFORMS




Propagation and Skew Waveforms

NOTE: Pulse Skew is calculated using the following expression:

tsk(P) = |tPHL - tPLH|

where tphl and tplh are measured on the controlled edges of any one output from rising and falling edges of a single pulse. Please note that the tphl and tplh shown are not valid measurements for this calculation because they are not taken from the same pulse.



Gate Disable/Enable Runt Pulse Generation


5

NOTE:

As shown, it is possible to generate runt pulses on gate disable and enable of the outputs. It is the user's responsibility to time their Gx signals to avoid this problem.



TEST CIRCUIT AND CONDITIONS




Test Circuit for Input/Output

INPUT/OUTPUT TEST CONDITIONS

Symbol	$V_{DD} = 2.5V \pm 0.2V$	Unit
V _{TH}	VDD/2	V
R1	100	Ω
R2	100	Ω
CL	15	pF



ORDERING INFORMATION





REVISION HISTORY

Rev	Table	Page	Discription of Change	Date
А		1	NRND - Not Recommended for New Designs	5/5/13
А		7	Ordering Information - removed PA leaded device Updated datsheet format	4/14/15
А		1	Product Discontinuation Notice - Last Time Buy Expires September 7, 2016. PDN# N-16-02.	3/10/16



Corporate Headquarters

6024 Silver Creek Valley Road San Jose, California 95138

Sales

800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com

Technical Support

email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2015. All rights reserved.