

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









2 OUTPUT PCIE GEN1/2 SYNTHESIZER

IDT5V41065

Recommended Applications

2 Output synthesizer for PCIe Gen1/2 and Ethernet

General Description

The IDT5V41065 is a PCIe Gen2 compliant spread spectrum capable clock generator. The device has 2 differential HCSL outputs and can be used in communication or embedded systems to substantially reduce electro-magnetic interference (EMI). The spread amount and output frequency are selectable via select pins. The IDT5V41065 can also supply 25 MHz, 125 MHz and 200 MHz outputs for applications such as Ethernet.

Output Features

2 - 0.7V current mode differential HCSL output pairs


Features/Benefits

- 16-pin TSSOP and QFN packages; small board footprint
- Spread-spectrum capable; reduces EMI
- Outputs can be terminated to LVDS; can drive a wider variety of devices
- 25 MHz, 125 MHz and 200 MHz output frequencies; TSSOP only
- 100MHz and 200MHz output frequencies; VFQFPN package
- OE control pin; greater system power management
- Spread% and frequency pin selection; no software required to configure device
- Industrial temperature range available; supports demanding embedded applications
- For PCle Gen3 applications, see the 5V41235


Key Specifications

- Cycle-to-cycle jitter < 100 ps
- Output-to-output skew < 50 ps
- PCIe Gen2 phase jitter < 3.0ps RMS

Block Diagram



Pin Assignment




16-pin (173 mil) TSSOP

Output Select Table 1 (MHz)-TSSOP only

S1	SO	CLK(1:0), CLK(1:0)
0	0	25M
0	1	100M
1	0	125M
1	1	200M

Spread Selection Table 2-TSSOP only

SS1	SS0	Spread%
0	0	No Spread
0	1	Down -0.5
1	0	Down -0.75
1	1	No Spread



16-pin VFQFPN

Output/Spread Select Table 3 - VFQFPN Only

S1	S0	SS1	SS0	Output	Spread%
0	0	0	0	100MHz	-0.5
0	0	0	1	200MHz	-0.5
0	0	1	0	100MHz	No spread
0	0	1	1	Res	served
0	1	0	0	100MHz	-1
0	1	0	1	200MHz	-1
0	1	1	0	Res	served
0	1	1	1	Reserved	
1	0	0	0	100MHz	-1.5
1	0	0	1	200MHz	-1.5
1	0	1	0	Res	served
1	0	1	1	Res	served
1	1	0	0	Res	served
1	1	0	1	200MHz No spread	
1	1	1	0	Reserved	
1	1	1	1	Res	served

Pin Descriptions

VFQFPN	TSSOP	Pin	Pin	Pin Description
Pin	Pin	Name	Type	
Number	Number			
16	1	S0	Input	Select pin 0. See Table1. Internal pull-up resistor.
1	2	S1	Input	Select pin 1. See Table 1. Internal pull-up resistor.
2	3	SS0	Input	Spread Select pin 0. See Table 2. Internal pull-up resistor.
3	4	X1/ICLK	Input	Crystal or clock input. Connect to a 25 MHz crystal or single ended clock.
4	5	X2	Output	Crystal connection. Leave unconnected for clock input.
5	6	OE	Input	Output enable. Tri-states outputs and device is not shut down. Internal pull-up resistor.
6	7	GNDXD	Power	Connect to ground.
7	8	SS1	Input	Spread Select pin 1. See Table 2. Internal pull-up resistor.
8	9	IREF	Output	Precision resistor attached to this pin is connected to the internal current reference.
9	10	CLK1	Output	HCSL complementary clock output 1.
10	11	CLK1	Output	HCSL true clock output 1.
11	12	VDDODA	Power	Connect to voltage supply +3.3 V for output driver and analog circuits
12	13	GNDODA	Power	Connect to ground.
13	14	CLK0	Output	HCSL complementary clock output 0.
14	15	CLK0	Output	HCSL true clock output 0.
15	16	VDDXD	Power	Connect to voltage supply +3.3 V for crystal oscillator and digital circuit.

Applications Information

External Components

A minimum number of external components are required for proper operation.

Decoupling Capacitors

Decoupling capacitors of 0.01 μF should be connected between each VDD pin and the ground plane, as close to the VDD pin as possible. Do not share ground vias between components. Route power from power source through the capacitor pad and then into ICS pin.

Crystal

A 25 MHz fundamental mode parallel resonant crystal should be used. This crystal must have less than 300 ppm of error across temperature in order for the IDT5V41065 to meet PCI Express specifications.

Crystal Capacitors

Crystal capacitors are connected from pins X1 to ground and X2 to ground to optimize the accuracy of the output frequency.

C_L= Crystal's load capacitance in pF

Crystal Capacitors (pF) = $(C_1 - 8) * 2$

For example, for a crystal with a 16 pF load cap, each external crystal cap would be 16 pF. (16-8)*2=16.

Current Source (Iref) Reference Resistor - RR


If board target trace impedance (Z) is 50Ω , then R_R = 475Ω (1%), providing IREF of 2.32 mA. The output current (I_{OH}) is equal to 6*IREF.

Output Termination

The PCI-Express differential clock outputs of the IDT5V41065 are open source drivers and require an external series resistor and a resistor to ground. These resistor values and their allowable locations are shown in detail in the **PCI-Express Layout Guidelines** section.

The IDT5V41065 can also be configured for LVDS compatible voltage levels. See the LVDS Compatible Layout Guidelines section.

Output Structures



General PCB Layout Recommendations

For optimum device performance and lowest output phase noise, the following guidelines should be observed.


- 1. Each $0.01\mu F$ decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible.
- 2. No vias should be used between decoupling capacitor and VDD pin.
- 3. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via. Distance of the ferrite bead and bulk decoupling from the device is less critical.
- 4. An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers (any ferrite beads and bulk decoupling capacitors can be mounted on the back). Other signal traces should be routed away from the IDT5V41065. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device.


Layout Guidelines

SRC Reference Clock						
Common Recommendations for Differential Routing	Dimension or Value	Unit	Figure			
L1 length, route as non-coupled 50ohm trace	0.5 max	inch	1			
L2 length, route as non-coupled 50ohm trace	0.2 max	inch	1			
L3 length, route as non-coupled 50ohm trace	0.2 max	inch	1			
Rs	33	ohm	1			
Rt	49.9	ohm	1			

Down Device Differential Routing			
L4 length, route as coupled microstrip 100ohm differential trace	2 min to 16 max	inch	1
L4 length, route as coupled stripline 100ohm differential trace	1.8 min to 14.4 max	inch	1


Differential Routing to PCI Express Connector			
L4 length, route as coupled microstrip 100ohm differential trace	0.25 to 14 max	inch	2
L4 length, route as coupled stripline 1000hm differential trace	0.225 min to 12.6 max	inch	2






	Alternative Termination for LVDS and other Common Differential Signals (figure 3)								
Vdiff Vp-p Vcm R1 R2 R3 R4 Note						Note			
0.45v	0.22v	1.08	33	150	100	100			
0.58	0.28	0.6	33	78.7	137	100			
0.80	0.40	0.6	33	78.7	none	100	ICS874003i-02 input compatible		
0.60	0.3	1.2	33	174	140	100	Standard LVDS		


R1a = R1b = R1 R2a = R2b = R2




Cable Connect	Cable Connected AC Coupled Application (figure 4)						
Component	Value	Note					
R5a, R5b	8.2K 5%						
R6a, R6b	1K 5%						
Сс	0.1 μF						
Vcm	0.350 volts						



Typical PCI-Express (HCSL) Waveform



Typical LVDS Waveform



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the IDT5V41065. These ratings are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDDXD, VDDODA	4.6 V
All Inputs and Outputs	-0.5 V to VDD+0.5 V
Ambient Operating Temperature (commercial)	0 to +70°C
Ambient Operating Temperature (industrial)	-40 to +85°C
Storage Temperature	-65 to +150°C
Junction Temperature	125°C
Soldering Temperature	260°C
ESD Protection (Input)	2000 V min. (HBM)

DC Electrical Characteristics

Unless stated otherwise, VDD = 3.3 V ±5%, Ambient Temperature -40 to +85°C

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Supply Voltage	V		3.135	3.3	3.465	V
Input High Voltage ¹	V _{IH}	S0, S1, OE, ICLK, SS0, SS1	2.2		VDD +0.3	V
Input Low Voltage ¹	V _{IL}	S0, S1, OE, ICLK, SS0, SS1	VSS-0.3		0.8	V
Input Leakage Current ²	I _{IL}	0 < Vin < VDD	-5		5	μΑ
Operating Supply Current	I _{DD}	$R_S=33\Omega$, $R_P=50\Omega$, $C_L=2$ pF		63	85	mA
@100 MHz	I _{DDOE}	OE =Low		42	50	mA
Input Capacitance	C _{IN}	Input pin capacitance			7	pF
Output Capacitance	C _{OUT}	Output pin capacitance			6	pF
X1, X2 Capacitance	C _{INX}				5	pF
Pin Inductance	L _{PIN}				5	nΗ
Output Impedance	Z _O	CLK outputs	3.0			kΩ
Pull-up Resistor	R _{PU}	S0, S1, OE, SS0, SS1		100		kΩ

- 1. Single edge is monotonic when transitioning through region.
- 2. Inputs with pull-ups/-downs are not included.

AC Electrical Characteristics - CLK0/CLK1, CLK0/CLK1

Unless stated otherwise, VDD=3.3 V ±5%, Ambient Temperature -40 to +85°C

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency				25		MHz
Output Frequency		HCSL termination	25		200	MHz
		LVDS termination	25		100	MHz
Output High Voltage ^{1,2}	V _{OH}	HCSL			850	mV
Output Low Voltage ^{1,2}	V _{OL}	HCSL	-150			mV
Crossing Point Voltage ^{1,2}		Absolute	250		550	mV
Crossing Point Voltage ^{1,2,4}		Variation over all edges			140	mV
Jitter, Cycle-to-Cycle ^{1,3}					100	ps
Frequency Synthesis Error		All outputs		0		ppm
Modulation Frequency		Spread spectrum	30	32.9	33	kHz
Rise Time ^{1,2}	t _{OR}	From 0.175 V to 0.525 V	175		700	ps
Fall Time ^{1,2}	t _{OF}	From 0.525 V to 0.175 V	175		700	ps
Rise/Fall Time Variation ^{1,2}					125	ps
Output to Output Skew					50	ps
Duty Cycle ^{1,3}			45		55	%
Output Enable Time ⁵		All outputs		50	100	ns
Output Disable Time ⁵		All outputs		50	100	ns
Stabilization Time	t _{STABLE}	From power-up VDD=3.3 V			1.8	ms
Spread Spectrum Transition Time	t _{SPREAD}	Stabilization time after spread spectrum changes	7		30	ms

- Note 1: Test setup is $R_S=33\Omega$, $R_P=50\Omega$ with $C_I=2$ pF, $R_I=475\Omega$ (1%).
- Note 2: Measurement taken from a single-ended waveform.
- Note 3: Measurement taken from a differential waveform.
- Note 4: Measured at the crossing point where instantaneous voltages of both CLK and $\overline{\text{CLK}}$ are equal.
- Note 5: CLK pins are tri-stated when OE is low asserted. CLK is driven differential when OE is high.

Electrical Characteristics - Differential Phase Jitter

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
	t _{jphasePLL}	PCle Gen1		32	86	ps (p-p)	1,2,3
Jitter, Phase	t _{jphaseLO}	PCIe Gen2, 10 kHz < f < 1.5 MHz		0.8	3	ps (RMS)	1,2,3
	t _{jphaseHIGH}	PCIe Gen2, 1.5 MHz < f < Nyquist (50 MHz)		2.3	3.1	ps (RMS)	1,2,3

- Note 1. Guaranteed by design and characterization, not 100% tested in production.
- Note 2. See http://www.pcisig.com for complete specs.
- Note 3: Applies to 100MHz, spread off and 0.5% down spread only.


Thermal Characteristics (16TSSOP)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to	$\theta_{\sf JA}$	Still air		78		°C/W
Ambient	$\theta_{\sf JA}$	1 m/s air flow		70		°C/W
	$\theta_{\sf JA}$	3 m/s air flow		68		°C/W
Thermal Resistance Junction to Case	θ JC			37		°C/W


Thermal Characteristics(16VFQFPN)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to	$\theta_{\sf JA}$	Still air		63.2		°C/W
Ambient	θ_{JA}	1 m/s air flow		55.9		°C/W
	$\theta_{\sf JA}$	3 m/s air flow		51.4		°C/W
Thermal Resistance Junction to Case	$\theta_{\sf JC}$			65.8		°C/W

Marking Diagram (5V41065PGG)



Marking Diagram (5V41065PGGI)



Notes:

- 1. Line 1 and 2: IDT part number.
- 2. Line 3: YYWW Date code; \$ Assembly location.
- 3. "G" after the two-letter package code designates RoHS compliant package.
- 4. "I" at the end of part number indicates industrial temperature range.
- 5. Bottom marking: country of origin if not USA.

Marking Diagram (5V41065NLGI)




Marking Diagram (5V41065NLGI)



Notes:


- 1. Line 1: Lot number.
- 2. Line 2: YWW Date code; \$ Assembly location.
- 3. "G" designates RoHS compliant package.
- 4. "I" at the end of part number indicates industrial temperature range.

Package Outline and Package Dimensions (16-pin QFN)




12

Package Outline and Package Dimensions (16-pin QFN), cont.




Package Outline and Package Dimensions (16-pin TSSOP)



Package Outline and Package Dimensions (16-pin TSSOP), cont.

REVISIONS DESCRIPTION ADD 14 & 16 LD ADD 8 LD ADDED TOPMARK TO ITLE	04 05 ADD 'GREEN' PGO NOMENCLATURE TU VU 3 06 ADDED PACKAGE CODE TU VU 4 07 ADD TOLERANGE FOR A, AI, E AND B CK LECTOR 17 08 ADD OPTION TI R.TANH NOTE: REFER TO DCP FOR OFFICIAL RELEASE DATE R.TANH																								2975 Stender Way Santa Clara, CA 95054 PHONE: (408) 727-6116	WWW.IDT.com FAX: (408) 492-8674 TITLE PG/PGG PACKAGE OUTLINE (PC. OR PA TOPMARK CODE)	mm –	PSC-4056 08							
REVISIONS DESCRIPTION ADD 14 & 16 LD ADD 8 LD ED TOPMARK TO	EN" PGG NOMEN FED PACKAGE CO ANCE FOR A, A! ADD OPTION TI COFFICIAL RELE.		z	o-1	u l			4,5	9,4																2 2 4	CKAGE (MDTH	SC-1							
DES ADD 1	GREEN" PGG NOMENCL. ADDED PACKAGE CODE LERANCE FOR A, A1, E ADD OPTION TI FOR OFFICIAL RELEASE	28	_		XW.	1.20	1.05	9.80	4.50		8.	55	2 5	2												PGC PA	4 mm BODY DRAWING No.	LE DRAW							
	ADD TOL	PG/PGC28	JEDEC VARIATION	lŀ	+	01.1	+	9.70	+	.65 BSC	.25	.22	+	┨	8											WWW.IDT.com	4.4 mm	C PSC DO NOT SCALE DRAWING							
03 03 04 04	00 00 00 00 00 00 00 00 00 00 00 00 00		JEDEC		¥ :	:S :S	8.	09.6	4.30		13	61.													SCIFIED ANGULAR										
DATE CREATED 08/25/98 07/10/99 5/23/01	10/14/04 3/8/13 9/3/14 3/10/17		z		+		<u> </u>	4,5	100		1		1	+	1										TOLERANCES UNLESS SPECIFIED DECIMAL # XX± #	4									
OR 08/	3/6/2	:24	z		XW.	1.20	1.05	7.90	4.50		85	55 5	2 5	2											TOLES VX±	#XXX									
		PG/PGG24	/ARIATIO	QP	\dashv	01.10	+	7.80	+	.65 BSC	.25	22	†	┪	74		_	7	э-ш			5,45	4,6												
			JEDEC VARIATION	 	\dashv	. SS . SS	H	7.70	+	.65		<u>6</u>	+	-		=			2	+	.15	5.10		.30	2,0,0,										
			z		<u>.</u>		T	4,5	100			1	1	1	1	OPTION T	PGG1411	VARIATION	AB-1	+	+	5.00	+	.25	+++										
		320	N		WAX	1.20	1.05	09.9	+		85	52 5	2 5	2				JEDEC V	¥ ×	+	H	4.90		91. 00	++										
		PC/PCC	PC/PCC	PG/PGG	PG/PGG20	PG/PGG	PG/PGC	JEDEC VARIATION	VARIATIO	VARIATIO	l ⊢	MON	01.1	+	6.50	+	.65 BSC	:72	22	1	1 8	8			n≻Σ		+	+	Z O 7		++	pp qq N			
				JEDEC		N I	8 8 8	.80	6.40	4.30		9-	6-	1	-																				
			z				T	4,5	100				1		1																				
		916	z		MAX	1.20	1.05	5.10	4.50		85	52 5	2 6	2								빌	0												
		PG/PGG16	JEDEC VARIATION	AB	$^{+}$	01.10	+	5.00	_	.65 BSC	.25	22	1	1 4	اء				ח		_	DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR CATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED .15 mm PER SIDE	Interlead flash or protrusions. Interlead It exceed .25 mm per side		ABLE ISION : LOWER			153,							
			JEDEC		N I	8 8 8	8.	4.90	4.30		.19	61.					4−1994	1	[] 발		DETERMINED AT DATUM PLANEH_	R GATE D .15 m	USIONS.	TIONAL BUT MUST BE LOCATED WITHIN	N. ALLOW TH DIMEN ON THE	FLAT SECTION OF THE LEAD BETWEEN TIP		Publication 95 registration M0—153, Ae							
			z					4,5	4,6				Ť		Ī		Y14.5	à	MO D	IJ	M PLAN	SIONS O	PROTR ER SIDE	LOCATE	otrusio Ad widi Ocated	EAD		SISTRATI							
		314	N.		MAX	1.20	1.05	5.10	4.50		.30	.25	10.	9.			O ASME	TAG	E UA	ĭ	NT DATU	ROTRUS LL NOT	NSH OR mm Pl	JST BE	MR PRC THE LE OT BE L	吊		95 REC							
		PG/PGG14	JEDEC VARIATION	AB-1	MON	01.1	00.1	5.00	_	.65 BSC	:72	77	,	- -	4		FORM 1	DMINED	:KMINEU	ING PL	MINED ,	TASH, F	EAD FL ED .25	BUT MI	DE DAME ESS OF R CANN	SECTION		ICATION							
			JEDEC	lŀ	†	8 S	H	4.90	+	9.	-19	61.		-			ALL DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994	DATING A AND B DETERMINED AT PATIN DIANE	E VEI	DIMENSION E TO BE DETERMINED AT SEATING PLANE (—C—		E MOLD F	DE INTERI		LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS. 08 mm IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT	E FLAT S	IERS								
			z		+			4,5	1,0				Ť		=		CERAN	<u>۽</u>	⊇ 	RMINED	₹ 10 I	INCLUDE IS OR (INCLUD SHALL I	ER IS (OES NC 08 mm NDITION	유 원 원	MILLIME	TO JED AC, AD							
		88	z		¥.	1.20	1.05	3.10	4.50		85	55	2 5	2			AND TO	<u>_</u>	<u>†</u>]	E DETE	D E1 AF	S NOT I	ES NOT	IDENTIFI	USION D ION IS . RIAL CO OOT	S APPLY FROM 7	RE IN	IFORMS -1, AB,							
		PC/PCC8	JEDEC VARIATION	/ARIATIO!	l ⊦	+	01.10	+	3.00	+	.65 BSC	:72	22	+	- 	o o		SIONING	< <	- - -	E 10	DIMENSIONS D AND E1 ARE TO BE	J D DOE SH, PRO	DIMENSION E1 DOES NOT INCLUDE FLASH OR PROTRUSIONS SHALL NO	detail of Pin 1 identifier is op The Zone indicated	th dimer Protrus JM Mate 7 The F	THESE DIMENSIONS APPLY TO THE . 10 AND .25 mm FROM THE LEAD	ALL DIMENSIONS ARE IN MILLIMETERS	THIS OUTLINE CONFORMS TO JEDEC VARIATION AA, AB-1, AB, AC, AD &						
			JEDEC	lŀ	\forall	8 S	\vdash	2.90	+	9.	.19	61.	+	-		NOTES:	L DIMEN	John	CMUN	MENSION	MENSION	MENSION OLD FLA	MENSION ASH OR	etail of He zone	SAD WIDT AMBAR F MAXIMU VDIUS OF	HESE DIN O AND .	.L DIMEN	HS OUTL RIATION							
			ω×:	Σ Μ C	+	۷ \	\vdash	0 1	+	e e	_	_	000	000	z	Ž	A											±≶							
							1		1	ш			_1_				-	≪	9	€	∢	€	@	\triangleleft	€	€	10	Ξ							

Package Outline and Package Dimensions (16-pin TSSOP), cont.



Ordering Information

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
5V41065PGG	See Page 11	Tubes	16-pin TSSOP	0 to +70° C
5V41065PGG8		Tape and Reel	16-pin TSSOP	0 to +70° C
5V41065PGGI		Tubes	16-pin TSSOP	-40 to +85° C
5V41065PGGI8		Tape and Reel	16-pin TSSOP	-40 to +85° C
5V41065NLG	See Page 11	Trays	16-pin QFN	0 to +70° C
5V41065NLG8		Tape and Reel	16-pin QFN	0 to +70° C
5V41065NLGI		Trays	16-pin QFN	-40 to +85° C
5V41065NLGI8		Tape and Reel	16-pin QFN	-40 to +85° C

[&]quot;G" after the two-letter package code are the Pb-Free configuration, RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Revision History

Rev.	Originator	Date	Description of Change
Α		07/15/08	New datasheet; Preliminary initial release.
В	RDW	01/13/10	Added Gen2 to title; update Electrical tables per char; added Differential Phase Jitter table.
С	RDW	04/27/10	Updated electrical tables per char; VDD is now 3.3 ±5%; released to final.
D	RDW	07/19/10	Updated title and general description Updated cycle-to-cycle jitter spec from 125 to 100 ps.
E	RDW	11/21/11	 Changed title to "2 Output PCle GEN1/2 Synthesizer" Added note to Features section: "For PCle Gen3 applications, see 5V41235" Updated Differential Phase Jitter table.
П	J, Chao	08/26/13	 Added 16VFQFPN notes in Features section Added pinout and "Output/Spread Selection" table for 16VFQFPN. Updated Pin Description table to include VFQFPN pin descriptions. Added Thermal Characteristics table for 16VFQFPN. Added marking diagrams for 16VFQFPN. Added Package Dimensions/Drawing for 16VFQFPN. Updated Ordering Information to include 16VFQFPN.
G	C.P.	04/17/17	Replaced package outline drawings with latest NLG16 and PGG16 drawings. Updated legal disclaimer.

IDT5V41065 2 OUTPUT PCIE GEN1/2 SYNTHESIZER

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

www.idt.com/go/sales

For Tech Support

Corporate Headquarters

Integrated Device Technology, Inc.

www.idt.com



DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as "IDT") reserve the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third naties.

any third parties.

IDT's product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express written agreement by IDT.

bor product can be reasonably accepted to significantly affect to the express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. Integrated Device Technology, Inc.. All rights reserved.