

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









April 2000

FQB9N50 / FQI9N50

500V N-Channel MOSFET


General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply, power factor correction, electronic lamp ballast based on half bridge.

Features

- 9.0A, 500V, $R_{DS(on)}$ = 0.73 Ω @V_{GS} = 10 V Low gate charge (typical 28 nC)
- Low Crss (typical 20 pF)
- · Fast switching
- · 100% avalanche tested
- · Improved dv/dt capability



Absolute Maximum Ratings $T_C = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter		FQB9N50 / FQI9N50	Units
V _{DSS}	Drain-Source Voltage		500	V
I _D	Drain Current - Continuous (T _C = 25°C)		9.0	Α
	- Continuous (T _C = 100°C))	5.7	А
I _{DM}	Drain Current - Pulsed	(Note 1)	36	Α
V _{GSS}	Gate-Source Voltage		± 30	V
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	360	mJ
I _{AR}	Avalanche Current	(Note 1)	9.0	Α
E _{AR}	Repetitive Avalanche Energy	(Note 1)	14.7	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	4.5	V/ns
P _D	Power Dissipation (T _A = 25°C) *		3.13	W
	Power Dissipation (T _C = 25°C)		147	W
	- Derate above 25°C		1.18	W/°C
T_J, T_{STG}	Operating and Storage Temperature Range		-55 to +150	°C
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		0.85	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W

^{*} When mounted on the minimum pad size recommended (PCB Mount)

Rev. A, April 2000

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	500			V
ΔBV _{DSS} / ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°0	C	0.55		V/°C
I _{DSS}	Zana Cata Valtana Dusia Comunat	V _{DS} = 500 V, V _{GS} = 0 V			1	μΑ
	Zero Gate Voltage Drain Current	V _{DS} = 400 V, T _C = 125°C			10	μА
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = -30 V, V _{DS} = 0 V			-100	nA
On Cha	racteristics					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	3.0		5.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 4.5 A		0.58	0.73	Ω
9 _{FS}	Forward Transconductance	V _{DS} = 50 V, I _D = 4.5 A (Note 4)	8.2		S
C _{oss}	Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		160 20	210 30	pF pF
C _{rss}	Reverse Transfer Capacitance	1 - 1.0 MH2				•
Switchi	ing Characteristics					
t _{d(on)}	Turn-On Delay Time	V _{DD} = 250 V, I _D = 9.0 A,		25	60	ns
t _r	Turn-On Rise Time	$R_G = 25 \Omega$		95	200	ns
t _{d(off)}	Turn-Off Delay Time			55	120	ns
	Turn-Off Fall Time	(Note 4,	5)	60	130	ns
t _f	T (10 (0)	., ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		28	36	nC
	Total Gate Charge	$V_{DS} = 400 \text{ V}, I_{D} = 9.0 \text{ A},$				
Qg	Gate-Source Charge	$V_{DS} = 400 \text{ V}, I_{D} = 9.0 \text{ A},$ $V_{GS} = 10 \text{ V}$		7.0		nC
Q _g Q _{gs}	· ·			7.0 12.5		nC nC
Q _g Q _{gs} Q _{gd}	Gate-Source Charge	V _{GS} = 10 V (Note 4,				
Q _g Q _{gs} Q _{gd} Drain-S	Gate-Source Charge Gate-Drain Charge	V _{GS} = 10 V (Note 4,			9.0	
Q _g Q _{gs} Q _{gd} Drain-S	Gate-Source Charge Gate-Drain Charge Source Diode Characteristics and	V _{GS} = 10 V (Note 4,	5)	12.5	9.0	nC
Is	Gate-Source Charge Gate-Drain Charge Source Diode Characteristics at Maximum Continuous Drain-Source Dio	V _{GS} = 10 V (Note 4,	5)	12.5		nC A
$egin{array}{l} Q_g \ Q_{gs} \ Q_{gd} \ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	Gate-Source Charge Gate-Drain Charge Source Diode Characteristics at Maximum Continuous Drain-Source Diode Maximum Pulsed Drain-Source Diode F	V _{GS} = 10 V (Note 4, nd Maximum Ratings ode Forward Current Forward Current		 	36	nC A A

- **Notes:**1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 8mH, I_{AS} = 9.0A, V_{DD} = 50V, R_G = 25 Ω, Starting T_J = 25°C 3. I_{SD} ≤ 9.0A, di/dt ≤ 200A/µs, V_{DD} ≤ BV_{DSS}, Starting T_J = 25°C 4. Pulse Test : Pulse width ≤ 300µs, Duty cycle ≤ 2% 5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics

©2000 Fairchild Semiconductor International Rev. A, April 2000


Typical Characteristics (Continued)



25 (SST) 1.0 (SS

Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve


©2000 Fairchild Semiconductor International Rev. A, April 2000

Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms







Unclamped Inductive Switching Test Circuit & Waveforms







Peak Diode Recovery dv/dt Test Circuit & Waveforms








Body Diode Reverse Current





©2000 Fairchild Semiconductor International Rev. A, April 2000




Package Dimensions (Continued)

I²PAK







TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FACT™ QFET™ FACT Quiet Series™ QS™

FAST® Quiet Series™ FASTr™ SuperSOT™-3 GTO™ SuperSOT™-6

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2000 Fairchild Semiconductor International Rev. A, January 2000