# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# Xilinx University Program Virtex-II Pro Development System

Hardware Reference Manual

UG069 (v1.0) March 8, 2005





"Xilinx" and the Xilinx logo shown above are registered trademarks of Xilinx, Inc. Any rights not expressly granted herein are reserved. CoolRunner, RocketChips, Rocket IP, Spartan, StateBENCH, StateCAD, Virtex, XACT, XC2064, XC3090, XC4005, and XC5210 are registered trademarks of Xilinx, Inc.



The shadow X shown above is a trademark of Xilinx, Inc.

ACE Controller, ACE Flash, A.K.A. Speed, Alliance Series, AllianceCORE, Bencher, ChipScope, Configurable Logic Cell, CORE Generator, CoreLINX, Dual Block, EZTag, Fast CLK, Fast CONNECT, Fast FLASH, FastMap, Fast Zero Power, Foundation, Gigabit Speeds...and Beyond!, HardWire, HDL Bencher, IRL, J Drive, JBits, LCA, LogiBLOX, Logic Cell, LogiCORE, LogicProfessor, MicroBlaze, MicroVia, MultiLINX, NanoBlaze, PicoBlaze, PLUSASM, PowerGuide, PowerMaze, QPro, Real-PCI, RocketIO, SelectIO, SelectRAM, SelectRAM+, Silicon Xpresso, Smartguide, Smart-IP, SmartSearch, SMARTswitch, System ACE, Testbench In A Minute, TrueMap, UIM, VectorMaze, VersaBlock, VersaRing, Virtex-II Pro, Virtex-II EasyPath, Wave Table, WebFITTER, WebPACK, WebPOWERED, XABEL, XACT-Floorplanner, XACT-Performance, XACTstep Advanced, XACTstep Foundry, XAM, XAPP, X-BLOX +, XC designated products, XChecker, XDM, XEPLD, Xilinx Foundation Series, Xilinx XDTV, Xinfo, XSI, XtremeDSP and ZERO+ are trademarks of Xilinx, Inc.

The Programmable Logic Company is a service mark of Xilinx, Inc.

All other trademarks are the property of their respective owners.

Xilinx, Inc. does not assume any liability arising out of the application or use of any product described or shown herein; nor does it convey any license under its patents, copyrights, or maskwork rights or any rights of others. Xilinx, Inc. reserves the right to make changes, at any time, in order to improve reliability, function or design and to supply the best product possible. Xilinx, Inc. will not assume responsibility for the use of any circuitry described herein other than circuitry entirely embodied in its products. Xilinx provides any design, code, or information shown or described herein "as is." By providing the design, code, or information as one possible implementation of a feature, application, or standard, Xilinx makes no representation that such implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy of any such implementation, including but not limited to any warranties or representations that the implementation is free from claims of infringement, as well as any implied warranties of merchantability or fitness for a particular purpose. Xilinx, Inc. devices and products are protected under U.S. Patents. Other U.S. and foreign patents pending. Xilinx, Inc. does not represent that devices shown or products described herein are free from patent infringement or from any other third party right. Xilinx, Inc. assumes no obligation to correct any errors contained herein or to advise any user of this text of any correction if such be made. Xilinx, Inc. will not assume any liability for the accuracy or correctness of any engineering or software support or assistance provided to a user.

Xilinx products are not intended for use in life support appliances, devices, or systems. Use of a Xilinx product in such applications without the written consent of the appropriate Xilinx officer is prohibited.

The contents of this manual are owned and copyrighted by Xilinx. Copyright 1994-2005 Xilinx, Inc. All Rights Reserved. Except as stated herein, none of the material may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Any unauthorized use of any material contained in this manual may violate copyright laws, trademark laws, the laws of privacy and publicity, and communications regulations and statutes.

## XUP Virtex-II Pro Development System UG069 (v1.0) March 8, 2005

The following table shows the revision history for this document.

|          | Version | Revision                        |
|----------|---------|---------------------------------|
| 03/08/05 | 1.0     | Initial Xilinx release. (DRAFT) |

## **Contents**

## Chapter 1: XUP Virtex-II Pro Development System

| eatures                               | . 13 |
|---------------------------------------|------|
| General Description                   | . 14 |
| Block Diagram                         | . 14 |
| Board Components                      | . 14 |
| Virtex-II Pro FPGA                    | . 15 |
| Power Supplies and FPGA Configuration | . 16 |
| Multi-Gigabit Transceivers            | . 17 |
| System RAM                            | . 17 |
| System ACE Compact Flash Controller   | . 17 |
| Fast Ethernet Interface               | . 17 |
| Serial Ports                          | . 17 |
| User LEDs, Switches, and Push Buttons | . 18 |
| Expansion Connectors                  | . 18 |
| XSGA Output                           | . 18 |
| AC97 Audio CODEC                      | . 18 |
| CPU Trace and Debug Port              | . 18 |
| USB 2 Programming Interface           | . 18 |
|                                       |      |

## **Chapter 2: Using the System**

| Configuring the Power Supplies 19                                |
|------------------------------------------------------------------|
| Configuring the FPGA 20                                          |
| Clock Generation and Distribution                                |
| Using the DIMM Module DDR SDRAM 24                               |
| Using the XSGA Output                                            |
| Using the AC97 Audio CODEC and Power Amp 39                      |
| Using the LEDs and Switches 43                                   |
| Using the Expansion Headers and Digilent Expansion Connectors 44 |
| Using the CPU Debug Port and CPU Reset. 58                       |
| Using the Serial Ports                                           |
| Using the Fast Ethernet Network Interface                        |
| Using System ACE Controllers for Non-Volatile Storage            |
| Using the Multi-Gigabit Transceivers                             |

### Appendix A: Configuring the FPGA from the Embedded USB Configuration Port

### Appendix B: Programming the Platform FLASH PROM User Area

## Appendix C: Restoring the Golden FPGA Configuration

### Appendix D: Using the Golden FPGA Configuration for System Self-Test

| Hardware-Based Tests                                    |
|---------------------------------------------------------|
| Power Supply and RESET Test                             |
| Additional Hardware Required                            |
| Test Procedure                                          |
| Clock, Push Button, DIP Switch, LED, and Audio Amp Test |
| Additional Hardware Required 99                         |
| Test Procedure                                          |
| SVGA Gray Scale Test                                    |
| Additional Hardware Required 100                        |
| Test Procedure                                          |
| SVGA Color Output Test 100                              |
| Additional Hardware Required 100                        |
| Test Procedure                                          |
| Silicon Serial Number and PS/2 Serial Port Test 101     |
| Additional Hardware Required 101                        |
| Test Procedure                                          |
| Processor-Based Tests 101                               |
| Additional Hardware Required 102                        |
| MGT Serial ATA Test 102                                 |
| Additional Hardware Required 102                        |
| EMAC Web Server Test 106                                |
| Additional Hardware Required 106                        |
| EMAC Web Server Test Procedure                          |
| AC97 Audio Test 109                                     |
| Additional Hardware Required 109                        |
| Digital Passthrough Test Procedure 109                  |
| FIFO Loopback Test Procedure                            |
| Game Sounds Test Procedure                              |
| System ACE lest                                         |
| System ACE Test Procedure                               |
| DDK SDKAM Test                                          |
| Additional Hardware Required 112                        |
| Test Procedure                                          |
| Expansion Fort Test                                     |
| Auditional Hardware Required                            |
| 115 rioceaure 115                                       |

## Appendix E: User Constraint Files (UCF)

## Appendix F: Links to the Component Data Sheets

| FPGA Related Documentation. | . 137 |
|-----------------------------|-------|
| Configuration Sources       | . 137 |
| DDR SDRAM Modules           | . 137 |
| Audio Processing            | . 138 |
| XSGA Video Output           | . 138 |
| Ethernet Networking         | . 138 |
| Power Supplies              | . 138 |
|                             |       |



# Figures

### Chapter 1: XUP Virtex-II Pro Development System

| Figure 1-1: XUP Virtex-II Pro Development System Block Diagram      | 14 |
|---------------------------------------------------------------------|----|
| Figure 1-2: XUP Virtex-II Pro Development System Board Photo.     1 | 15 |
| Figure 1-3: I/O Bank Connections to Peripheral Devices              | 16 |

## **Chapter 2: Using the System**

| Figure 2-1: Typical Switching Power Supply  19                                            |
|-------------------------------------------------------------------------------------------|
| <i>Figure 2-2:</i> <b>MGT Power</b>                                                       |
| Figure 2-3: Configuration Data Path  22                                                   |
| Figure 2-4: External Differential Clock Inputs  24                                        |
| Figure 2-5: Alternate Clock Input Oscillator  24                                          |
| <i>Figure 2-6:</i> Definition of Start and Stop Conditions                                |
| Figure 2-7: Acknowledge Response from Receiver  26                                        |
| Figure 2-8: EEPROM Sequential Read  26                                                    |
| <i>Figure 2-9:</i> <b>EEPROM Write</b>                                                    |
| Figure 2-10: Clock Generation for the DDR SDRAM  29                                       |
| <i>Figure</i> 2-11: <b>XSGA Output</b>                                                    |
| <i>Figure</i> 2-12: <b>AC97</b> Audio CODEC                                               |
| Figure 2-13: Audio Power Amplifier  42                                                    |
| Figure 2-14: Expansion Headers  44                                                        |
| Figure 2-15: CPU Debug Connector Pinouts  59                                              |
| <i>Figure 2-16:</i> <b>RELOAD and CPU RESET Circuit</b>                                   |
| Figure 2-17: RS-232 Serial Port Implementation  61                                        |
| Figure 2-18: PS/2 Serial Port Implementation  62                                          |
| Figure 2-19: 10/100 Ethernet Interface Block Diagram  64                                  |
| Figure 2-20: SMA-based MGT Connections  68                                                |
| <i>Figure 2-21:</i> <b>1.5 Gb/s Serial Data Transmission over 0.5 meter of SATA Cable</b> |
| <i>Figure 2-22:</i> <b>1.5 Gb/s Serial Data Transmission over 1.0 meter of SATA Cable</b> |

## Appendix A: Configuring the FPGA from the Embedded USB Configuration Port

| Figure A-1: Device Manager Cable Entry                                 | 72 |
|------------------------------------------------------------------------|----|
| Figure A-2:     iMPACT Cable Selection Drop-Down Menu                  | 72 |
| Figure A-3: iMPACT Cable Communication Setup Dialog                    | 73 |
| Figure A-4: Initializing the JTAG Chain.                               | 74 |
| Figure A-5: Properly Identified JTAG Configuration Chain               | 75 |
| Figure A-6: Assigning Configuration Files to Devices in the JTAG Chain | 75 |
| Figure A-7: Assigning a Configuration File to the FPGA                 | 76 |

| Figure A-8: Programming the FPGA  7                                       | 6 |
|---------------------------------------------------------------------------|---|
| Appendix B: Programming the Platform FLASH PROM User Area                 | l |
| Figure B-1: Operation Mode Selection: Prepare Configuration Files       7 | 7 |
| Figure B-2: Selecting PROM File 76                                        | 8 |
| Figure B-3: Selecting a PROM with Design Revisioning Enabled              | 9 |
| Figure B-4: Selecting an XCF32P PROM with Two Revisions                   | 9 |
| Figure B-5: Adding a Device File  8                                       | 0 |
| Figure B-6: Adding the Design File to Revision 0.  8                      | 0 |
| Figure B-7: iMPACT Startup Clock Warning.  8                              | 1 |
| Figure B-8: Adding the Design File to Revision 1.  8                      | 1 |
| Figure B-9: Generating the MCS File.  8.                                  | 2 |
| Figure B-10: Switching to Configuration Mode  80                          | 2 |
| Figure B-11: Initializing the JTAG Chain  8.                              | 3 |
| Figure B-12: Assigning the MCS File to the PROM  8.                       | 3 |
| Figure B-13: Programming the PROM.  8-                                    | 4 |
| Figure B-14: PROM Programming Options  8.                                 | 5 |
| Figure B-15: iMPACT PROM Programming Transcript Window     8              | 5 |

## Appendix C: Restoring the Golden FPGA Configuration

| Figure C-1: Operation Mode Selection: Configure Devices  88                                                     | 8 |
|-----------------------------------------------------------------------------------------------------------------|---|
| Figure C-2: Selecting Boundary Scan Mode                                                                        | 9 |
| <i>Figure C-3:</i> Boundary Scan Mode Selection: Automatically Connect to the Cable and Identify the JTAG Chain | 0 |
| Figure C-4: Assigning New PROM Configuration File  9                                                            | 1 |
| <i>Figure C-5:</i> Erasing the Existing PROM Contents                                                           | 2 |
| Figure C-6: Transcript Window for the Erase Command  92                                                         | 2 |
| Figure C-7: Selecting the Program Command  93                                                                   | 3 |
| <i>Figure C-8:</i> <b>PROM Programming Options</b>                                                              | 4 |
| Figure C-9: iMPACT PROM Programming Transcript Window  98                                                       | 5 |

## Appendix D: Using the Golden FPGA Configuration for System Self-Test

| Figure D-1: XUP Virtex-II Pro Development System BIST Block Diagram               |
|-----------------------------------------------------------------------------------|
| Figure D-2: Built-In Self-Test Main Menu  102                                     |
| <i>Figure D-3:</i> <b>Testing the SATA 0 HOST to SATA 1 TARGET Connection</b> 103 |
| <i>Figure D-4:</i> <b>Testing the SATA 2 HOST to SATA 1 TARGET Connection</b> 103 |
| <i>Figure D-5:</i> Selecting the SATA Port Tests                                  |
| <i>Figure D-6:</i> Selecting the Specific SATA Port to Test                       |
| <i>Figure D-7:</i> <b>Resetting the MGTs</b> 104                                  |
| Figure D-8: No Link Established Error Message 105                                 |
| <i>Figure D-9:</i> <b>SATA Test Running</b> 105                                   |
| Figure D-10: SATA Loopback Test PASSED  106                                       |

| Figure D-11: Specifying IP Address for XUP Virtex-II Pro Development System 107 |
|---------------------------------------------------------------------------------|
| <i>Figure D-12:</i> Web Server Running 107                                      |
| Figure D-13: Web Server Display108                                              |
| Figure D-14: Web Server Stopped108                                              |
| <i>Figure D-15:</i> Selecting the Specific AC97 Audio Test                      |
| Figure D-16: Digital Passthrough Test Completion  110                           |
| Figure D-17: FIFO Loopback Test Completion  110                                 |
| Figure D-18: Game Sounds Test Completion  111                                   |
| Figure D-19: System ACE Test Completion  111                                    |
| Figure D-20: DDR SDRAM Test Completion  113                                     |
| <i>Figure D-21:</i> Confirming Start of the Expansion Port Walking Ones Test    |

## Appendix E: User Constraint Files (UCF)

## Appendix F: Links to the Component Data Sheets



## **Tables**

## Chapter 1: XUP Virtex-II Pro Development System

| Table 1-1: XC2VP20 and XC2VP30 Device Features |  |
|------------------------------------------------|--|
|------------------------------------------------|--|

## Chapter 2: Using the System

| Table 2-1: System Configuration Status LEDs.  22                            |
|-----------------------------------------------------------------------------|
| Table 2-2: Clock Connections  23                                            |
| Table 2-3: SPD EEPROM Contents  27                                          |
| Table 2-4: Qualified SDRAM Memory Modules  30                               |
| Table 2-5: DDR SDRAM Connections  30                                        |
| Table 2-6: DCM and XSGA Controller Settings for Various XSGA Formats     37 |
| Table 2-7: XSGA Output Connections                                          |
| Table 2-8: AC97 Audio CODEC Connections  43                                 |
| Table 2-9: User LED and Switch Connections  43                              |
| Table 2-10: Top Expansion Header Pinout45                                   |
| Table 2-11: Upper Middle Expansion Header Pinout.  47                       |
| Table 2-12: Lower Middle Expansion Header Pinout.  49                       |
| Table 2-13: Bottom Expansion Header Pinout  51                              |
| Table 2-14: Left Digilent Expansion Connector Pinout  53                    |
| Table 2-15: Right Digilent Expansion Connector Pinout.  54                  |
| Table 2-16: High-Speed Digilent Expansion Connector Pinout  56              |
| Table 2-17: CPU Debug Port Connections and CPU Reset  59                    |
| Table 2-18: Keyboard, Mouse, and RS-232 Connections  62                     |
| Table 2-19: 10/100 ETHERNET Connections       64                            |
| Table 2-20: System ACE Connections  66                                      |
| Table 2-21: SATA and MGT Signals  68                                        |

Appendix A: Configuring the FPGA from the Embedded USB Configuration Port

Appendix B: Programming the Platform FLASH PROM User Area

Appendix C: Restoring the Golden FPGA Configuration

Appendix D: Using the Golden FPGA Configuration for System Self-Test

Appendix E: User Constraint Files (UCF)

Appendix F: Links to the Component Data Sheets



## Chapter 1

## **XUP Virtex-II Pro Development System**

## **Features**

- Virtex<sup>™</sup>-II Pro FPGA with PowerPC<sup>™</sup> 405 cores
- Up to 2 GB of Double Data Rate (DDR) SDRAM
- System ACE<sup>™</sup> controller and Type II CompactFlash<sup>™</sup> connector for FPGA configuration and data storage
- Embedded Platform Cable USB configuration port
- High-speed SelectMAP FPGA configuration from Platform Flash In-System Programmable Configuration PROM
- Support for "Golden" and "User" FPGA configuration bitstreams
- On-board 10/100 Ethernet PHY device
- Silicon Serial Number for unique board identification
- RS-232 DB9 serial port
- Two PS-2 serial ports
- Four LEDs connected to Virtex-II Pro I/O pins
- Four switches connected to Virtex-II Pro I/O pins
- Five push buttons connected to Virtex-II Pro I/O pins
- Six expansion connectors joined to 80 Virtex-II Pro I/O pins with over-voltage protection
- High-speed expansion connector joined to 40 Virtex-II Pro I/O pins that can be used differentially or single ended
- AC-97 audio CODEC with audio amplifier and speaker/headphone output and line level output
- Microphone and line level audio input
- On-board XSGA output, up to 1200 x 1600 at 70 Hz refresh
- Three Serial ATA ports, two Host ports and one Target port
- Off-board expansion MGT link, with user-supplied clock
- 100 MHz system clock, 75 MHz SATA clock
- Provision for user-supplied clock
- On-board power supplies
- Power-on reset circuitry
- PowerPC 405 reset circuitry

## **General Description**

The XUP Virtex-II Pro Development System provides an advanced hardware platform that consists of a high performance Virtex-II Pro Platform FPGA surrounded by a comprehensive collection of peripheral components that can be used to create a complex system and to demonstrate the capability of the Virtex-II Pro Platform FPGA.

## **Block Diagram**

Figure 1-1 shows a block diagram of the XUP Virtex-II Pro Development System.



UG069\_01\_012105

Figure 1-1: XUP Virtex-II Pro Development System Block Diagram

### **Board Components**

This section contains a concise overview of several important components on the XUP Virtex-II Pro Development System (see Figure 1-2). The most recent documentation for the system can be obtained from the XUP Virtex-II Pro Development System support website at: <a href="http://www.xilinx.com/univ/xup2vp.html">http://www.xilinx.com/univ/xup2vp.html</a>

www.xilinx.com





Figure 1-2: XUP Virtex-II Pro Development System Board Photo

## Virtex-II Pro FPGA

U1 is a Virtex-II Pro FPGA device packaged in a flip-chip-fine-pitch FF896 BGA package. Two different capacity FPGAs can be used on the XUP Virtex-II Pro Development System with no change in functionality. Table 1-1 lists the Virtex-II Pro device features.

| Features          | XC2VP20 | XC2VP30 |
|-------------------|---------|---------|
| Slices            | 9280    | 13969   |
| Array Size        | 56 x 46 | 80 x 46 |
| Distributed RAM   | 290 Kb  | 428 Kb  |
| Multiplier Blocks | 88      | 136     |

Table 1-1: XC2VP20 and XC2VP30 Device Features

| Features                   | XC2VP20 | XC2VP30 |  |  |
|----------------------------|---------|---------|--|--|
| Block RAMs                 | 1584 Kb | 2448 Kb |  |  |
| DCMs                       | 8       | 8       |  |  |
| PowerPC RISC Cores         | 2       | 2       |  |  |
| Multi-Gigabit Transceivers | 8       | 8       |  |  |

| Table 1-1: | XC2VP20 and XC2VP30 Device Features | (Continued) |
|------------|-------------------------------------|-------------|
|------------|-------------------------------------|-------------|

Figure 1-3 identifies the I/O banks that are used to connect the various peripheral devices to the FPGA.



Figure 1-3: I/O Bank Connections to Peripheral Devices

#### Power Supplies and FPGA Configuration

The XUP Virtex-II Pro Development System is powered from a 5V regulated power supply. On-board switching power supplies generate 3.3V, 2.5V, and 1.5V for the FPGA, and peripheral components and linear regulators power the MGTs.

The board has provisioning for current measurement for all of the FPGA digital power supplies, as well as application of external power if the capacity of the on-board switching power supplies is exceeded.

The XUP Virtex-II Pro Development System provides several methods for the configuration of the Virtex-II Pro FPGA. The configuration data can originate from the internal Platform Flash PROM (two potential configurations), the internal CompactFlash storage media (eight potential configurations), and external configurations delivered from the embedded Platform Cable USB or parallel port interface.



#### Multi-Gigabit Transceivers

Four of the eight Multi-Gigabit Transceivers (MGTs) that are present in the Virtex-II Pro FPGA are brought out to connectors and can be utilized by the user. Three of the bidirectional MGT channels are terminated at Serial Advanced Technology Attachment (SATA) connectors and the fourth channel terminates at user-supplied Sub-Miniature A (SMA) connectors. The MGT transceivers are equipped with a 75 MHz clock source that is independent for the system clock to support standard SATA communication. An additional MGT clock source is available through a differential user-supplied (SMA) connector pair. Two of the ports with SATA connectors are configured as Host ports and the third SATA port is configured as a Target port to allow for simple board-to-board networking.

#### System RAM

The XUP Virtex-II Pro Development System has provision for the installation of usersupplied JEDEC-standard 184-pin dual in-line Double Data Rate Synchronous Dynamic RAM memory module. The board supports buffered and unbuffered memory modules with a capacity of 2 GB or less in either 64-bit or 72-bit organizations. The 72-bit organization should be used if ECC error detection and correction is required.

### System ACE Compact Flash Controller

The System Advanced Configuration Environment (System ACE<sup>TM</sup>) Controller manages FPGA configuration data. The controller provides an intelligent interface between an FPGA target chain and various supported configuration sources. The controller has several ports: the Compact Flash port, the Configuration JTAG port, the Microprocessor (MPU) port and the Test JTAG port. The XUP Virtex-II Pro Development System supports a single System ACE Controller. The Configuration JTAG ports connect to the FPGA and front expansion connectors. The Test JTAG port connects to the JTAG port header and USB2 interface CPLD, and the MPU ports connect directly to the FPGA.

### Fast Ethernet Interface

The XUP Virtex-II Pro Development System provides an IEEE-compliant Fast Ethernet transceiver that supports both 100BASE-TX and 10BASE-T applications. It supports full duplex operation at 10 Mb/s and 100 Mb/s, with auto-negotiation and parallel detection. The PHY provides a Media Independent Interface (MII) for attachment to the 10/100 Media Access Controller (MAC) implemented in the FPGA. Each board is equipped with a Silicon Serial Number that uniquely identifies each board with a 48-bit serial number. This serial number is retrieved using "1-Wire" protocol. This serial number can be used as the system MAC address.

#### **Serial Ports**

The XUP Virtex-II Pro Development System provides three serial ports: a single RS-232 port and two PS/2 ports. The RS-232 port is configured as a DCE with hardware handshake using a standard DB-9 serial connector. This connector is typically used for communications with a host computer using a standard 9-pin serial cable connected to a COM port. The two PS/2 ports could be used to attach a keyboard and mouse to the XUP Virtex-II Pro Development System. All of the serial ports are equipped with level-shifting circuits, because the Virtex-II Pro FPGAs cannot interface directly to the voltage levels required by RS-232 or PS/2.

#### User LEDs, Switches, and Push Buttons

A total of four LEDs are provided for user-defined purposes. When the FPGA drives a logic 0, the corresponding LED turns on. A single four-position DIP switch and five push buttons are provided for user input. If the DIP switch is *up*, *closed*, or *on*, or the push button is pressed, a logic 0 is seen by the FPGA, otherwise a logic 1 is indicated.

#### **Expansion Connectors**

A total of 80 Virtex-II Pro I/O pins are brought out to four user-supplied 60-pin headers and two 40-pin right angle connectors for user-defined use. The 60-pin headers are designed to accept ribbon-cable connectors, with every second signal a ground for signal integrity. Some of these signals are shared with the front-mounted right-angle connectors. The front-mounted connectors support Digilent expansion modules. In addition, a high-speed connector is provided to support Digilent high-speed expansion modules. This connector provides 40 single-ended or differential I/O signals in addition to three clocks. Consult the Digilent website at www.diglentinc.com for a list of expansion boards that are compatible with the XUP Virtex-II Pro Development System.

#### XSGA Output

The XUP Virtex-II Pro Development System includes a video DAC and 15-pin highdensity D-sub connector to support XSGA output. The video DAC can operate with a pixel clock of up to 180 MHz. This allows for a VESA-compatible output of 1280 x 1024 at 75 Hz refresh and a maximum resolution of 1600 x 1200 at 70 Hz refresh.

#### AC97 Audio CODEC

An audio CODEC and stereo power amplifier are included on the XUP Virtex-II Pro Development System to provide a high-quality audio path and provide all of the analog functionality in a PC audio system. It features a full-duplex stereo ADC and DAC, with an analog mixer, combining the line-level inputs, microphone input, and PCM data.

#### **CPU Trace and Debug Port**

The FPGA is equipped with a CPU debugging interface and a 16-pin header. This connector can be used in conjunction with third party tools, the Xilinx Parallel Cable IV, or the Xilinx Platform Cable USB to debug software as it runs on either PowerPC 405 processor core.

ChipScope Pro<sup>™</sup> can also be used to perform real-time debug and verification of the FPGA design. ChipScope Pro inserts logic analyzer, bus analyzer, and Virtual I/O low-profile software cores into the FPGA design. These cores allow the designer to view all the internal signals and nodes within the FPGA including the Processor Local Bus (PLB) or On-Chip Peripheral Bus (OPB) supporting the PowerPC 405 cores. Signals are captured and brought out through the embedded Platform Cable USB programming interface for analysis using the ChipScope Pro Logic Analyzer tool.

#### **USB 2 Programming Interface**

The XUP Virtex-II Pro Development System includes an embedded USB 2.0 microcontroller capable of communications with either high-speed (480 Mb/s) or full-speed (12 Mb/s) USB hosts. This interface is used for programming or configuring the Virtex-II Pro FPGA in Boundary-Scan (IEEE 1149.1/IEEE 1532) mode. Target clock speeds are selectable from 750 kHz to 24 MHz. The USB 2.0 microcontroller attaches to a desktop or laptop PC with an off-the-shelf high-speed A-B USB cable.

www.xilinx.com



## Chapter 2

## Using the System

## **Configuring the Power Supplies**

The XUP Virtex-II Pro Development System supports the independent creation of the power supplies for the core voltage of 1.5V (FPGA\_VINT), 2.5V general-purpose power, I/O and/or VCCAUX supplies (VCC2V5), and 3.3V I/O and general-purpose power (VCC3V3). These voltages are created by synchronous buck-switching regulators derived from the 4.5V-5.5V power input provided at the center-positive barrel-jack power input (J26) or the terminal block pair (J34-J35). Each of these supplies can be disabled through the insertion of jumpers (JP2, JP4, and JP6), and the external application of power from the terminal blocks (J28-J33). If external power is supplied, the associated internal power supply *must* be disabled (through the insertion of JP6, JP2, or JP4) and the associated on-board power delivery jumpers (JP5, JP1, or JP3) must be removed. The power consumption from each of the on-board power supplies can be monitored through the removal of JP5, JP1, or JP3 and the insertion of a current monitor. If any of the power supplies are outside the recommended tolerance, internally or externally provided, the system enters a RESET state indicated by the illumination of the RESET\_PS\_ERROR LED (D6) and the assertion of the RESET\_Z signal. A typical switching power supply is shown in Figure 2-1.





www.xilinx.com



Because of the analog nature of the MGTs, the power for those elements are created by low noise, low dropout linear regulators. Figure 2-2 shows the power supply for the MGTs.

Figure 2-2: MGT Power

## **Configuring the FPGA**

At power up, or when the RESET\_RELOAD push button (SW1) is pressed for longer than 2 seconds, the FPGA begins to configure. The two configuration methods supported, JTAG and master SelectMAP, are determined by the CONFIG SOURCE switch, the most significant switch (left side) of SW9.

If the CONFIG SOURCE switch is *closed*, *on*, or *up*, a high-speed SelectMap byte-wide configuration from the on-board Platform Flash configuration PROM (U3) is selected as the configuration source. This is identified to the user through the illumination of the PROM CONFIG LED (D19).

The Platform Flash configuration PROM supports two different FPGA configurations (versions) selected by the position of the PROM VERSION switch, the least significant switch (right side) of SW9.

If the PROM VERSION switch is *closed*, *on*, or *up*, the GOLDEN configuration from the onboard Platform Flash configuration PROM is selected as the configuration data. This is identified to the user through the illumination of the GOLDEN CONFIG LED (D14). This configuration can be a board test utility provided by Xilinx, or another safe default configuration. It is important to note that the PROM VERSION switch is only sampled on board powerup and after a complete system reset. This means that if this switch is changed after board powerup, the RESET\_RELOAD pushbutton (SW1) must be pressed for more than 2 seconds for the new state of the switch to be recognized.

If the PROM VERSION switch is *open*, *off*, or *down*, a User configuration from the on-board Platform Flash configuration PROM is selected as the configuration data. This configuration **must** be programmed into the Platform Flash PROM from the JTAG Platform Cable USB interface or the USB interface following the instructions in Appendix B, "Programming the Platform FLASH PROM User Area."

The Platform Flash is normally disabled after the FPGA is finished configuring and has asserted the DONE signal. If additional data is made available to the FPGA after the completion of configuration, jumper JP9 must be moved from the NORMAL to the EXTENDED position to permanently enable the PROM and allow the FPGA to clock out the additional data using the FPGA\_PROM\_CLOCK signal. The process of loading additional non-configuration data into the FPGA is outlined in application note: XAPP694: *Reading User Data from Configuration PROMs*.

If the CONFIG SOURCE switch is *open, off,* or *down,* a lower speed JTAG-based configuration from Compact Flash or external JTAG source is selected as the configuration source. This is identified to the user through the illumination of the JTAG CONFIG LED (D20).

The JTAG-based configuration can originate from several sources: the Compact Flash card, a PC4 cable connection through J27, and a USB to PC connection through J8 the embedded Platform Cable USB interface.

If a JTAG-based configuration is selected, the default source is from the Compact Flash port (J7). The System ACE controller checks the associated Compact Flash socket and storage device for the existence of configuration data. If configuration data exists on the storage device, the storage device becomes the source for the configuration data. The file structure on the Compact Flash storage device supports up to eight different configuration data files, selected by the triple CF CONFIG SELECT DIP switch (SW8). During JTAG configuration, the SYSTEMACE STATUS LED (D12) flashes until the configuration process is completed, and the FPGA asserts the FPGA\_DONE signal and illuminates the DONE LED (D4). At any time, the RESET\_RELOAD pushbutton (SW1) can be used to load any of the eight different configuration data files by pressing the switch for more than 2 seconds.

If a JTAG-based configuration is selected and a valid configuration file is *not* found on the Compact Flash card by the System ACE controller (U2), the SYSTEMACE ERROR LED (D11) flashes, and the System ACE controller connects to an external JTAG port for FPGA configuration.

The default external source for FPGA configuration is the high-speed embedded Platform Cable USB configuration port (J8) and is enabled when the System ACE controller does not find configuration data on the storage device. Detailed instructions on using the high-speed Platform Cable USB interface can be found in Appendix A, "Configuring the FPGA from the Embedded USB Configuration Port."

If a USB-equipped host PC is not available as a configuration source, then a Parallel Cable 4 (PC4) interface can be used instead by connecting a PC4 cable to J27.

It should be noted that if SelectMap byte-wide configuration from the on-board Platform Flash configuration PROM is enabled, the FPGA Start-Up Clock should be set to CCLK in the Startup Options section of the Process Options for the generation of the programming file, otherwise JTAG Clock should be selected.



Figure 2-3 illustrates the configuration data path.



Four status LEDs show the configuration state of the XUP Virtex-II Pro Development System at all times. The user can see the configuration source, configuration version, and tell when the configuration has completed from the status LEDs shown in Table 2-1.

Table 2-1: System Configuration Status LEDs

|                                 | LED Status                 |                          |                              |                  |
|---------------------------------|----------------------------|--------------------------|------------------------------|------------------|
| System Status                   | D19 (Green)<br>PROM Config | D20 (Green)<br>CF Config | D14 (Amber)<br>GOLDEN Config | D4 (Red)<br>Done |
| SelectMAP USER LOADING          | ON                         | OFF                      | OFF                          | OFF              |
| SelectMAP USER COMPLETED        | ON                         | OFF                      | OFF                          | ON               |
| SelectMAP GOLDEN LOADING        | ON                         | OFF                      | ON                           | OFF              |
| SelectMAP GOLDEN<br>COMPLETED   | ON                         | OFF                      | ON                           | ON               |
| JTAG COMPACT FLASH<br>LOADING   | OFF                        | ON                       | OFF                          | OFF              |
| JTAG COMPACT FLASH<br>COMPLETED | OFF                        | ON                       | OFF                          | ON               |

#### Table 2-1: System Configuration Status LEDs (Continued)

|                           | LED Status                 |                          |                              |                  |
|---------------------------|----------------------------|--------------------------|------------------------------|------------------|
| System Status             | D19 (Green)<br>PROM Config | D20 (Green)<br>CF Config | D14 (Amber)<br>GOLDEN Config | D4 (Red)<br>Done |
| JTAG USB or PC4 LOADING   | OFF                        | ON                       | OFF                          | OFF              |
| JTAG USB or PC4 COMPLETED | OFF                        | ON                       | OFF                          | ON               |

## **Clock Generation and Distribution**

The XUP Virtex-II Pro Development System supports six clock sources:

- A 100 MHz system clock (Y2),
- A 75 MHz clock (U10) for the MGTs operating the Serial Advanced Technology Attachment (SATA) ports,
- A dual footprint through-hole user-supplied alternate clock (Y3),
- An external clock for the MGTs (J23-J24),
- A 32 MHz clock (Y4) for the System ACE interfaces, and
- A clock from the Digilent high-speed expansion module.

The 75 MHz SATA clock is obtained from a high stability (20 ppm) 3.3V LVDSL differential output oscillator, and the external MGT clock is obtained from two user-supplied SMA connectors. The remaining three oscillators are all 3.3V single-ended LVTTL sources. Each of the oscillators is equipped with a power supply filter to reduce the noise on the clock outputs.

Table 2-2 identifies the various clock connections for the FPGA.

| Signal                                    | FPGA Pin | I/О Туре |
|-------------------------------------------|----------|----------|
| SYSTEM_CLOCK                              | AJ15     | LVCMOS25 |
| ALTERNATE_CLOCK                           | AH16     | LVCMOS25 |
| HS_CLKIN (from high speed expansion port) | B16      | LVCMOS25 |
| MGT_CLK_P                                 | F16      | LVDS_25  |
| MGT_CLK_N                                 | G16      | LVDS_25  |
| EXTERNAL_CLOCK_P                          | G15      | LVDS_25  |
| EXTERNAL_CLOCK_N                          | F15      | LVDS_25  |
| FPGA_SYSTEMACE_CLOCK                      | AH15     | LVCMOS25 |

#### Table 2-2: Clock Connections

For the user to take advantage of the external differential clock inputs, two SMA connectors must be installed at J23 and J24. These SMA connectors can be purchased from Digi-Key® under the part number A24691-ND. Figure 2-4 identifies the location of the external differential clock inputs.



Figure 2-4: External Differential Clock Inputs

The alternate clock input is obtained from a user-supplied 3.3V oscillator. The footprint on the printed circuit board supports either a full size (21mm x 13mm) or half size (13mm x 13mm) through-hole oscillator. Figure 2-5 identifies the location of the alternate clock input oscillator.



Figure 2-5: Alternate Clock Input Oscillator

## Using the DIMM Module DDR SDRAM

The XUP Virtex-II Pro Development System is equipped with a 184-pin Dual In-line Memory Module (DIMM) socket that provides access up to 2 GB of Double Data Rate SDRAM. The DDR SDRAM is an enhancement to the traditional Synchronous DRAM. It supports data transfer on both edges of each clock cycle, effectively doubling the data throughput of the memory device.

The DDR SDRAM operates with a differential clock: CLK and CLK\_Z (the transition of CLK going high and CLK\_Z going low is considered the positive edge of the CLK) commands (address and control signals) are registered at every positive edge of the CLK. Input data is registered on both edges of the data strobe (DQS), and output data is referenced to both edges of DQS, as well as both edges of CLK.

A bidirectional data strobe is transmitted by the DDR SDRAM during Reads and by the FPGA DDR SDRAM memory controller during Writes. DQS is edge-aligned with the data for Reads and center-aligned with the data for Writes.

Read and Write accesses to the DDR SDRAM are burst oriented: accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is followed by a Read or Write command. The address bits registered coincident with the Read or Write command are used to select the bank and starting column location for the burst address.

DDR SDRAM provides for 2, 4, 8, or full-page programmable Read or Write burst lengths. The allowable burst lengths depend on the specific DDR SDRAM used on the DIMM module. This information can be obtained from the serial presence detect (SPD) EEPROM. An auto-precharge function can be enabled to provide a self-timed precharge that is initiated at the end of the burst sequence. As with standard SDRAMs, the pipelined multibank architecture of DDR SDRAMs allows for concurrent operation, thereby, providing high effective bandwidth by hiding row precharge and activation time.

The modules incorporate a serial presence detect (SPD) function implemented using a 2048-bit EEPROM. The first 128 bytes of the EEPROM are programmed by the module manufacturer to identify the module type and various SDRAM timing parameters. The remaining 128 bytes of EEPROM are available for use as non-volatile memory. The EEPROM is accessed using a standard I<sup>2</sup>C bus protocol using the SDRAM\_SCL (serial clock) and SDRAM\_SDA (serial data) signals.

Data on the SDRAM\_SDA signal can change only when the clock signal SDRAM\_SCL is low. Changes in the SDRAM\_SDA data signal when SDRAM\_SCL is high; this indicates a start or stop bit condition as shown in Figure 2-6. A high-to-low transition of SDRAM\_SDA when SDRAM\_SCL is high indicates a start bit condition, the start of all commands. A low-to-high transition of SDRAM\_SDA when SDRAM\_ SCL is high indicates a stop bit condition, terminating the command placing the SPD device into a low power mode.



Figure 2-6: Definition of Start and Stop Conditions

All commands commence with a start bit, followed by eight data bits. The transmitting device, either the bus master or slave, releases the bus after transmitting eight bits. During the ninth clock cycle, the receiver pulses the SDA data signal low to acknowledge that it received the eight bits of data as shown in Figure 2-7.