# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## **CLOCK DISTRIBUTION CIRCUIT**

## IDT6T39007A

#### Description


The IDT6T39007A is a low-power, four output clock distribution circuit. The device takes a TCXO or 1.8 V to 2.5 V LVCMOS input and generates four high-quality LVDS outputs, and two programmable divided outputs.

It includes a redundant input with automatic glitch-free switching when the primary reference is removed. The primary input may be selected by the user by pulling the SEL pin low or high. If the primary input is removed and brought back, it will not be re-selected until 1024 cycles have passed.

The IDT6T39007A specifically addresses the needs of handheld applications in both performance and package size. The device is packaged in a small 4mm x 4mm 24-pin QFN, allowing optimal use for limited board space.


#### **Features**

- Packaged in 24-pin QFN
- TCXO sine wave input
- +2.5 V operating voltage
- Four buffered LVDS outputs
- Two programmable outputs for power control up to 3.0 V LVCMOS levels based on VDDO1/VDDO2
- Individual output enables controlled via I<sup>2</sup>C or OEx
- Pb-free, RoHS compliant package
- Industrial temperature range (-40°C to +85°C)



#### **Block Diagram**

## **Pin Assignment**



## **SEL Pin Configuration Table**

SEL	Primary Input
0	LVCMOS_INB
1	TCXO_INA

## **OE Pin Configuration Table**

OEx	OUTx LVDS
0	Disabled
1	Enabled

## **Pin Descriptions**

Pin Number	Pin Name	Pin Type	Pin Description
1	PWRCTRL_CLK1	Output	Programmable power control output 1. See I <sup>2</sup> C table.
2	PWRCTRL_CLK2	Output	Programmable power control output 2. See I <sup>2</sup> C table.
3	SCLK	Input	I <sup>2</sup> C clock input.
4	SDATA	Input	I <sup>2</sup> C data input.
5	VDDO2	Power	Connect to +3.0 V.
6	VDD	Power	Connect to +2.5 V.
7	GND	Power	Connect to ground.
8	VDD	Power	Connect to +2.5 V.
9	OUT4B	Output	Buffered LVDS output. Outputs tri-state when disabled.
10	OUT4	Output	Buffered LVDS output. Outputs tri-state when disabled.
11	OE2	Input	Output enable control for OUT2 LVDSpins. Internal pull-up resistor. See table above.
12	OE1	Input	Output enable control for OUT1 LVDSpins. Internal pull-up resistor. See table above.
13	OUT3B	Output	Buffered LVDS output. Outputs tri-state when disabled.
14	OUT3	Output	Buffered LVDS output. Outputs tri-state when disabled.
15	OUT2B	Output	Buffered LVDS output. Outputs tri-state when disabled.

Pin Number	Pin Name	Pin Type	Pin Description
16	OUT2	Output	Buffered LVDS output. Outputs tri-state when disabled.
17	OUT1B	Output	Buffered LVDS output. Outputs tri-state when disabled.
18	OUT1	Output	Buffered LVDS output. Outputs tri-state when disabled.
19	GND	Power	Connect to ground.
20	VDD	Power	Connect to +2.5 V.
21	LVCMOS_INB	Input	Connect to primary LVCMOS input INB. See table above.
22	SEL	Input	Select pin for primary inputs. See table above. Internal pull-up resistor.
23	TCXO_INA	Input	Connect to TCXO input.
24	VDDO1	Power	Connect to +3.0 V.

## General I<sup>2</sup>C Serial Interface

#### How to Write:

- Controller (host) sends a start bit
- Controller (host) sends the write address D4(H)
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location =N
- IDT clock will acknowledge
- Controller (host) sends the data byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N + X 1 (see Note 2)
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

#### How to Read:

- · Controller (host) sends a start bit
- Controller (host) sends the write address D4(H)
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location =N
- IDT clock will acknowledge
- · Controller (host) will send a separate start bit
- Controller (host) sends the read address D5(H)
- IDT clock will acknowledge
- Controller (host) sends the data byte count = X
- IDT clock sends Byte N + X 1
- IDT clock sends Byte 0 through byte X (if X<sub>(H)</sub> was written to byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- · Controller (host) will send a stop bit

Ind	Index Block Write Operation						
Control	ler (Host)	IDT (Slave/Receiver)					
Т	starTbit						
Slave Ad	dress D4 <sub>(H)</sub>						
WR	WRite						
			ACK				
Beginnin	g Byte = N						
			ACK				
Data Byte	e Count = X						
			ACK				
Beginnin	g Byte = N						
			ACK				
	0	— Х — В					
	0	Y	0				
	0	T	0				
		0					
Byte N	N + X - 1						
			ACK				
Р	stoP bit						

	Index Block Rea	d (	Operation
Co	ntroller (Host)		IDT (Slave/Receiver)
Т	starTbit		
Slav	e Address D4 <sub>(H)</sub>		
WR	WRite		
			ACK
Beg	inning Byte = N		
	r		ACK
RT	Repeat starT		
Slav	e Address D5 <sub>(H)</sub>		
RD	ReaD		
			ACK
			Data Byte Count = X
	ACK	1	
		.	Beginning Byte N
	ACK	x	
		B	0
	0	Y	0
	0	T E	0
	0		
	Γ		Byte N + X - 1
N	Not acknowledge		
Р	stoP bit		

## I<sup>2</sup>C Address

The IDT6T39007A is a slave-only device that supports block read and block write protocol using a single 7 bit address and read/write bit. A block write  $(D4_{(H)})$  or block read  $(D5_{(H)})$  is made up of seven (7) bits and one (1) read/write bit.

A6	A5	<b>A</b> 4	A3	A2	A1	<b>A</b> 0	R/W#
1	1	0	1	0	1	0	Х

In applications where the indexed block write and block read are used, the dummy byte (bit 11-18) functions as a register-offset (8 bits) pointer.

## **Byte 0: Control Register**

Bit	Description	Туре	Power Up Condition	Output(s) Affected	Notes
7	Reserved	R	Undefined	Not applicable	
6	Reserved	R	Undefined	Not applicable	
5	OE for OUT3	RW	1	LVDS clock output	1=enabled 0=disabled
4	OE for OUT4	RW	1	LVDS clock output 1=ei 0=di	
3	Reserved	R	Undefined	Not applicable	
2	Reserved	R	Undefined	Not applicable	
1	Reserved	R	Undefined	Not applicable	
0	Reserved	R	Undefined	Not applicable	

## Byte 1: Control Register

Bit	Description	Туре	Power Up Condition	Output(s) Affected	Notes
7	PWRCTRL_CLK1 Divider SEL bit 7	RW	0	PWRCTRL_CLK1	Default is /15 to get 866.666 kHz from 13 MHz
6	PWRCTRL_CLK1 Divider SEL bit 6	RW	0	PWRCTRL_CLK1	Default is /15 to get 866.666 kHz from 13 MHz
5	PWRCTRL_CLK1 Divider SEL bit 5	RW	0	PWRCTRL_CLK1	Default is /15 to get 866.666 kHz from 13 MHz
4	PWRCTRL_CLK1 Divider SEL bit 4	RW	0	PWRCTRL_CLK1	Default is /15 to get 866.666 kHz from 13 MHz
3	PWRCTRL_CLK1 Divider SEL bit 3	RW	1	PWRCTRL_CLK1	Default is /15 to get 866.666 kHz from 13 MHz
2	PWRCTRL_CLK1 Divider SEL bit 2	RW	1	PWRCTRL_CLK1	Default is /15 to get 866.666 kHz from 13 MHz
1	PWRCTRL_CLK1 Divider SEL bit 1	RW	1	PWRCTRL_CLK1	Default is /15 to get 866.666 kHz from 13 MHz
0	PWRCTRL_CLK1 Divider SEL bit 0	RW	1	PWRCTRL_CLK1	Default is /15 to get 866.666 kHz from 13 MHz

## **Byte 2: Control Register**

Bit	Description	Туре	Power Up Condition	Output(s) Affected	Notes
7	PWRCTRL_CLK2 Divider SEL bit 7	RW	0	PWRCTRL_CLK2	Default is /46 to get 282.6kHz from 13 MHz
6	PWRCTRL_CLK2 Divider SEL bit 6	RW	0	PWRCTRL_CLK2	Default is /46 to get 282.6kHz from 13 MHz
5	PWRCTRL_CLK2 Divider SEL bit 5	RW	1	PWRCTRL_CLK2	Default is /46 to get 282.6kHz from 13 MHz
4	PWRCTRL_CLK2 Divider SEL bit 4	RW	0	PWRCTRL_CLK1	Default is /46 to get 282.6kHz from 13 MHz
3	PWRCTRL_CLK2 Divider SEL bit 3	RW	1	PWRCTRL_CLK1	Default is /46 to get 282.6kHz from 13 MHz

2	PWRCTRL_CLK2 Divider SEL bit 2	RW	1	PWRCTRL_CLK1	Default is /46 to get 282.6kHz from 13 MHz
1	PWRCTRL_CLK2 Divider SEL bit 1	RW	1	PWRCTRL_CLK1	Default is /46 to get 282.6kHz from 13 MHz
0	PWRCTRL_CLK2 Divider SEL bit 0	RW	0	PWRCTRL_CLK1	Default is /46 to get 282.6kHz from 13 MHz

## **Byte 3: Control Register**

Bit	Description	Туре	Power Up Condition	Output(s) Affected	Notes
7 to 0	Reserved	R	Undefined	Not applicable	

## Byte 4 through 5: Control Register

Bit	Description	Туре	Power Up Condition	Output(s) Affected	Notes
7 to 0	Reserved	R	Undefined	Not applicable	

## Byte 6: Control Register

Bit	Description	Туре	Power Up	Output(s) Affected	Notes
7	Revision ID bit 3	R	0	Not applicable	
6	Revision ID bit 2	R	0	Not applicable	
5	Revision ID bit 1	R	0	Not applicable	
4	Revision ID bit 0	R	0	Not applicable	
3	Vendor ID bit 3	R	0	Not applicable	
2	Vendor ID bit 2	R	0	Not applicable	
1	Vendor ID bit 1	R	0	Not applicable	
0	Vendor ID bit 0	R	1	Not applicable	

## **Applications Information**

#### **External Components**

A minimum number of external components are required for proper operation.

#### **Decoupling Capacitors**

Decoupling capacitors of 0.01  $\mu$ F should be connected between VDD and GND as close to the device as possible. Do not share ground vias between components. Route power from power source through the capacitor pad and then into IDT pin.

#### **PCB Layout Recommendations**

For optimum device performance and lowest output phase noise, the following guidelines should be observed.

1. Each  $0.01\mu$ F decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible.

2. No vias should be used between decoupling capacitor and VDD pin.

3. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via. Distance of the ferrite bead and bulk decoupling from the device is less critical.

4. An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers (any ferrite beads and bulk decoupling capacitors can be mounted on the back). Other signal traces should be routed away from the IDT6T39007A. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device.

#### **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the IDT6T39007A. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Max Supply Voltage, VDD	5 V
LVCMOS_INB, SCLK and SDATA Inputs	-0.5 V to +3.3 V
All Other Inputs and Outputs	-0.5 V to VDD+0.5 V
Ambient Operating Temperature	-40 to +85° C
Storage Temperature	-65 to +150° C
Junction Temperature	125°C
Peak Soldering Temperature	260° C

### **Recommended Operation Conditions**

Parameter	Min.	Тур.	Max.	Units
Ambient Operating Temperature	-40		+85	°C
Power Supply Voltage (measured in respect to GND)	+2.25	+2.5	+2.75	V
Output Supply Voltage (VDDO1, VDDO2)	VDD	+3.0	+3.15	V

#### **DC Electrical Characteristics**

Unless otherwise specified, VDD =2.5 V ±10%, VDDO1 = VDDO2 = 3.0 V ±5%, Ambient Temp. -40 to +85° C

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Supply Voltage	VDD		+2.25	+2.5	+2.75	V
Output Supply Voltage	VDDO	VDDO1, VDDO2	VDD	3.0	3.15	V
Input High Voltage	V <sub>IH</sub>	SEL, OEx, LVCMOS_INB	0.75xVDD			V
		SCLK and SDATA	0.7xVDD			-
Input Low Voltage	V <sub>IL</sub>	SEL, OEx, LVCMOS_INB			0.35xVDD	V
		SCLK and SDATA			0.3xVDD	
High-Level Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4 mA	1.7			V
Low-Level Output Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 4 mA			0.7	V
Operating Supply Current	IDD	No load, all outputs switching at 13 MHz		15	18	mA
		All outputs disabled		TBD		mA
Short Circuit Current	I <sub>OS</sub>	Single-ended clocks		±70		mA

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Output Impedance Z <sub>O</sub>		All clock outputs, OEx=1		15		Ω
Internal Pull-Up Resistance	R <sub>pu</sub>	SEL, OEx		500		kΩ
Input Capacitance	C <sub>IN</sub>	All input pins		6		pF

#### **AC Electrical Characteristics - Single-Ended Outputs**

Unless otherwise stated, VDD =2.5 V ±10%, VDDO1 = VDDO2 = 3.0 V ±5%, Ambient Temp. -40 to +85° C

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency	F <sub>IN</sub>		12.6	13	13.4	MHz
Variance Input Frequencies		LVCMOS_INB, TCXO_INA, Note 2			0.4	MHz
Time Switch Clock Inputs		LVCMOS_INB, TCXO_INA, Note 3		80		μs
TCXO Input Swing		TCXO_INA	±100		±900	mV
Output Frequency Error				0		ppm
Output Rise Time	t <sub>OR</sub>	20% to 80%, Note 1		1	1.5	ns
Output Fall Time	t <sub>OF</sub>	80% to 20%, Note 1		1	1.5	ns
Output Clock Duty Cycle		Measured at VDDO/2, Note 1	45	50	55	%
Output Enable time		OE goes high, output within 1% of final frequency			1	ms
Clock Stabilization Time from Power Up		Power up, output within 1% of final frequency		3	10	ms

Note 1: CL = 8 pF.

Note 2: Delta from 13 MHz.


Note 3: By removing primary input and then bringing back primary input.

## **AC Electrical Characteristics - LVDS Outputs**


Parameter	Conditions	Min.	Тур.	Max.	Units
Differential Output Voltages   V <sub>OD</sub>	$R_L = 100\Omega$	250	350	450	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change	-40	0	40	mV
Offset Voltage (V <sub>OS</sub> )		1.125	1.25	1.375	V
Output CLock Duty Cycle	Measured at V <sub>OS</sub>	45	50	55	%
$\Delta V_{OS}$	V <sub>OS</sub> Magnitude Change		3	25	mV
Output Short Circuit Current (I <sub>OS</sub> )			-10		mA
Output Rise Time	20% to 80%, $R_{L} = 100\Omega$		0.5	1.0	ns
Output Fall Time	$\begin{array}{c} 20\% \text{ to } 80\%,\\ \text{R}_{\text{L}}=100\Omega \end{array}$		0.5	1.0	ns

Unless otherwise stated, VDD = 2.5 V  $\pm$ 10%, Ambient Temperature -40 to +85° C


#### **Parameter Measurement Information**



2.5V OUTPUT LOAD AC TEST CIRCUIT




tpw & tperiod




 $t_{jit(\phi)} = t(\phi) - t(\phi)_{mean} = Phase Jitter$ 


PHASE JITTER




DIFFERENTIAL INPUT LEVEL



OUTPUT RISE/FALL TIME



V<sub>OD</sub> SETUP



 $\rm V_{OS}$  Setup

#### Marking Diagram



Notes:

1. YYWW is the last two digits of the year and week that the part was assembled.

2. "\$" is the assembly mark code.

3. "G" after the two-letter package code designates RoHS compliant package.

4. "I" at the end of part number indicates industrial temperature range.


5. Bottom marking: country of origin if not USA.

#### **Thermal Characteristics**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to	$\theta_{JA}$	Still air		29.1		° C/W
Ambient	θ <sub>JA</sub>	1 m/s air flow		22.8		° C/W
	θ <sub>JA</sub>	2.5 m/s air flow		21.0		° C/W
Thermal Resistance Junction to Case	θ <sub>JC</sub>			41.8		° C/W

#### Package Outline and Package Dimensions (24-pin QFN)

Package dimensions are kept current with JEDEC Publication No. 95



#### **Ordering Information**

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
6T39007ANLGI	see page 13	Tray	24-pin QFN	-40 to +85° C
6T39007ANLGI8		Tape and Reel	24-pin QFN	-40 to +85° C

#### "G" after the two-letter package code are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

#### **Revision History**

Rev.	Originator	Date	Description of Change
Н	RDW	02/22/12	1. Added device top-side marking.

#### Innovate with IDT and accelerate your future networks. Contact:

## www.IDT.com

#### **For Sales**

For Tech Support

800-345-7015 408-284-8200 Fax: 408-284-2775 www.idt.com/go/clockhelp

#### **Corporate Headquarters**

Integrated Device Technology, Inc. www.idt.com



© 2012 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA