



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

**DATA SHEET**


NOVEMBER 2010

**GENERAL DESCRIPTION**

The 71M6511 is a highly integrated SOC with an MPU core, RTC, flash, and LCD driver. Our Single Converter Technology® with a 22-bit delta-sigma ADC, three analog inputs, digital temperature compensation, precision voltage reference, and 32-bit computation engine (CE) supports a wide range of single-phase metering applications with very few low cost external components. A 32kHz crystal time base for the entire system and internal battery backup support for RAM and RTC further reduce system cost.

Maximum design flexibility is supported with multiple UARTs, I<sup>2</sup>C, a power fail comparator, a 5V LCD charge pump, up to 12 DIO pins and an in-system programmable flash. The device is offered in high (0.1%) and standard (0.5%) accuracy versions for multifunction residential/commercial meter applications requiring multiple voltage/current inputs and complex LCD or DIO configurations.

A complete array of ICE and development tools, programming libraries and reference designs enable rapid development and certification of meters that meet most demanding worldwide electricity metering standards.



7/20/2007

**FEATURES**

- Wh accuracy < 0.1% over 2000:1 range
- Exceeds IEC 62053/ANSIC 12.20
- Voltage reference
  - < 10ppm/°C -- 71M6511H,
  - < 50ppm/°C -- 71M6511
- Three sensor inputs - V<sub>DD</sub> referenced
- Low jitter Wh/VARh pulse outputs
- Pulse count for pulse outputs
- Four-quadrant metering
- Voltage/current angle
- Line frequency count for RTC
- Digital temperature compensation
- Sag detection
- Independent 32-bit compute engine
- 40-70Hz line frequency range with same calibration
- Phase compensation ( $\pm 7^\circ$ )
- Battery backup for RAM and RTC
- 22mW at 3.3V, 7.2 $\mu$ W backup
- Flash memory option with security
- 22-bit delta-sigma ADC
- 8-bit MPU (80515) - 1 clock cycle per instruction
- LCD driver ( $\leq 128$  pixels)
- High speed SSI serial output
- RTC for time-of-use functions
- Hardware watchdog timer
- Up to 12 general-purpose I/O pins
- 64KB flash, 7KB RAM
- Two UARTs for IR and AMR
- 64-lead LQFP package

Single Converter Technology is a registered trademark of Maxim Integrated Products, Inc.

## Table of Contents

---

GENERAL DESCRIPTION.....	1
FEATURES .....	1
HARDWARE DESCRIPTION .....	8
Hardware Overview.....	8
Analog Front End (AFE) .....	8
Multiplexer.....	8
ADC.....	9
FIR Filter .....	9
Voltage Reference.....	9
Temperature Sensor.....	10
Functional Description .....	10
Computation Engine (CE).....	11
Meter Equations .....	12
Pulse Generator .....	12
Real-Time Monitor.....	13
CE Functional Overview .....	13
80515 MPU Core .....	15
80515 Overview .....	15
Memory Organization .....	15
Special Function Registers (SFRs).....	17
Special Function Registers (Generic 80515 SFRs) .....	18
Special Function Registers Specific to the 71M6511.....	20
Instruction Set .....	21
UART.....	21
Timers and Counters .....	24
WD Timer (Software Watchdog Timer) .....	26
Interrupts.....	29
External Interrupts .....	32
Interrupt Priority Level Structure.....	34
Interrupt Sources and Vectors.....	35
On-Chip Resources.....	37
DIO Ports .....	37
Physical Memory .....	38
Oscillator.....	39
Real-Time Clock (RTC).....	40
LCD Drivers .....	40
LCD Voltage Boost Circuitry.....	41
UART (UART0) and Optical Port (UART1).....	41
Hardware Reset Mechanisms .....	42
Reset Pin (RESETZ).....	42
Hardware Watchdog Timer .....	42
Crystal Frequency Monitor.....	42
V1 Pin .....	42
I2C Interface (EEPROM) .....	43
Internal Clocks and Clock Dividers .....	44
Battery .....	44
Internal Voltages (VBIAS, VBAT, V2P5) .....	44
Test Ports .....	44

**DATA SHEET**

NOVEMBER 2010

FUNCTIONAL DESCRIPTION .....	47
Theory of Operation .....	47
System Timing Summary.....	47
Data Flow .....	50
CE MPU Communication.....	50
Fault, Reset, Power-Up .....	51
Battery Operation.....	52
Power Save Modes .....	52
Temperature Compensation.....	53
Chopping Circuitry.....	53
Internal/External Pulse Generation and Pulse Counting.....	55
Program Security .....	56
FIRMWARE INTERFACE .....	57
I/O RAM MAP – In Numerical Order.....	57
SFR MAP (SFRs Specific to TERIDIAN 80515) – In Numerical Order .....	58
I/O RAM (Configuration RAM) – Alphabetical Order.....	59
CE Program and Environment .....	65
CE Program .....	65
Formats.....	65
Constants.....	65
Environment.....	66
CE Calculations.....	66
CE RAM Locations.....	67
CE Front End Data (Raw Data).....	67
CE Status Word.....	67
CE Transfer Variables .....	68
TYPICAL PERFORMANCE DATA.....	75
Wh Accuracy at Room Temperature .....	75
VARh Accuracy at Room Temperature .....	75
Harmonic Performance.....	76
Meter Accuracy over Temperature (71M6511H) .....	76
APPLICATION INFORMATION.....	77
Connection of Sensors (CT, Resistive Shunt, Rogowski Coil) .....	77
Distinction between 71M6511 and 71M6511H Parts.....	77
Temperature Compensation and Mains Frequency Stabilization for the RTC.....	78
External Temperature Compensation.....	79
Temperature Measurement .....	79
Connecting LCDs.....	80
Connecting I <sub>2</sub> C EEPROMs.....	82
Connecting 5V Devices .....	82
Optical Interface.....	83
Connecting V <sub>1</sub> and Reset Pins .....	83
Flash Programming.....	84
MPU Firmware Library.....	84
SPECIFICATIONS.....	85
Electrical Specifications.....	85
LOGIC LEVELS.....	86
V <sub>REF</sub> , V <sub>BIAS</sub> .....	88
CRYSTAL OSCILLATOR.....	88
LCD BOOST .....	90
LCD DRIVERS .....	90
RTC .....	90

**DATA SHEET**

NOVEMBER 2010

RESETZ.....	90
COMPARATORS .....	90
RAM AND FLASH MEMORY .....	91
FLASH MEMORY TIMING.....	91
EEPROM INTERFACE.....	91
Recommended External Components.....	91
Packaging Information.....	92
Pinout (Top View).....	93
Pin Descriptions .....	94
I/O Equivalent Circuits: .....	96
ORDERING INFORMATION .....	97

**Figures**

Figure 1: IC Functional Block Diagram .....	7
Figure 2: General Topology of a Chopped Amplifier .....	10
Figure 3: AFE Block Diagram.....	11
Figure 4: Samples in Multiplexer Cycle .....	13
Figure 5: Accumulation Interval.....	13
Figure 6: Memory Map .....	15
Figure 7: Interrupt Structure .....	36
Figure 8: DIO Ports Block Diagram.....	37
Figure 9: Oscillator Circuit .....	40
Figure 10: LCD Voltage Boost Circuitry.....	41
Figure 11: Voltage Range for V1 .....	43
Figure 12: Voltage, Current, Momentary and Accumulated Energy.....	47
Figure 13: Timing Relationship between ADC MUX, CE, and Serial Transfers .....	48
Figure 14: RTM Output Format .....	49
Figure 15: SSI Timing, ( $SSI\_FPOL = SSI\_RDYPOL = 0$ ) .....	49
Figure 16: SSI Timing, 16-bit Field Example (External Device Delays SRDY) .....	49
Figure 17: MPU/CE Data Flow .....	50
Figure 18: MPU/CE Communication (Functional).....	51
Figure 19: MPU/CE Communication (Processing Sequence) .....	51
Figure 20: Timing Diagram for Voltages, Current and Operation Modes after Power-Up.....	52
Figure 21: Chop Polarity w/ Automatic Chopping .....	54
Figure 22: Sequence with Alternate Multiplexer Cycles .....	54
Figure 23: Sequence with Alternate Multiplexer Cycles and Controlled Chopping.....	55
Figure 24: Wh Accuracy, 0.3A - 200A/240V .....	75
Figure 25: VARh Accuracy for 0.3A to 200A/240V Performance .....	75
Figure 27: Meter Accuracy over Harmonics at 240V, 30A .....	76
Figure 29: Resistive Voltage Divider (left), Current Transformer (right).....	77
Figure 30: Resistive Shunt (left), Rogowski Coil (right) .....	77
Figure 31: Crystal Frequency over Temperature .....	78
Figure 32: Crystal Compensation .....	79
Figure 33: Connecting LCDs .....	80
Figure 34: LCD Boost Circuit.....	81
Figure 35: EEPROM Connection .....	82
Figure 36: Interfacing RX to a 0-5V Signal .....	82
Figure 37: Connection for Optical Components .....	83
Figure 38: Voltage Divider for V1 .....	83
Figure 39: External Components for RESETZ .....	84

**DATA SHEET**

NOVEMBER 2010

**Tables**

Table 1: Inputs Selected in Regular and Alternate Multiplexer Cycles .....	8
Table 2: Channel control based on <i>MUX_DIV</i> and <i>FIR_LEN</i> .....	9
Table 3: CE DRAM Locations for ADC Results.....	12
Table 4: Standard Meter Equations (inputs shown gray are scanned but not used for calculation).....	12
Table 5: Stretch Memory Cycle Width.....	16
Table 6: Internal Data Memory Map .....	17
Table 7: Special Function Registers Locations.....	17
Table 8: Special Function Registers Reset Values.....	18
Table 9: PSW Register Flags.....	19
Table 10: PSW bit functions .....	19
Table 11: Port Registers .....	20
Table 12: Special Function Registers .....	21
Table 13: Baud Rate Generation .....	22
Table 14: UART Modes.....	22
Table 15: The SOCON Register.....	22
Table 16: The S1CON register .....	23
Table 17: The SOCON Bit Functions .....	23
Table 18: The S1CON Bit Functions .....	24
Table 19: The TMOD Register .....	24
Table 20: TMOD Register Bit Description.....	25
Table 21: Timers/Counters Mode Description .....	25
Table 22: The TCON Register .....	25
Table 23: The TCON Register Bit Functions.....	26
Table 24: Timer Modes.....	26
Table 25: The PCON Register.....	26
Table 26: The IENO Register (see also Table 34) .....	27
Table 27: The IENO Bit Functions (see also Table 34). .	27
Table 28: The IEN1 Register (see also Tables 35/36) .....	27
Table 29: The IEN1 Bit Functions (see also Tables 35/36) .....	27
Table 30: The IPO Register (see also Table 46).....	28
Table 31: The IPO bit Functions (see also Table 46).....	28
Table 32: The WDTREL Register .....	28
Table 33: The WDTREL Bit Functions .....	28
Table 34: The IENO Register .....	29
Table 35: The IENO Bit Functions .....	30
Table 36: The IEN1 Register .....	31
Table 37: The IEN1 Bit Functions .....	31
Table 38: The IEN2 Register .....	31
Table 39: The IEN2 Bit Functions .....	31
Table 40: The TCON Register .....	32
Table 41: The TCON Bit Functions .....	32
Table 42: The IRCON Register.....	32
Table 43: The IRCON Bit Functions.....	32
Table 44: External MPU Interrupts .....	33
Table 45: Control Bits for External Interrupts .....	33
Table 46: Priority Level Groups.....	34
Table 47: The IPO Register:.....	34
Table 48: The IP1 Register:.....	34


**DATA SHEET**

NOVEMBER 2010

Table 49: Priority Levels .....	34
Table 50: Interrupt Polling Sequence .....	35
Table 51: Interrupt Vectors .....	35
Table 52: Data/Direction Registers and Internal Resources for DIO Pin Groups .....	37
Table 53: <i>DIO_DIR</i> Control Bit .....	38
Table 54: Selectable Controls using the <i>DIO_DIR</i> Bits .....	38
Table 55: MPU Data Memory Map .....	38
Table 56: Liquid Crystal Display Segment Table (Typical) .....	41
Table 57: <i>EECTRL</i> Status Bits .....	44
Table 58: <i>TMUX[3:0]</i> Selections .....	45
Table 59: SSI Pin Assignment .....	46
Table 60: Power Saving Measures .....	52
Table 61: <i>CHOP_EN</i> Bits .....	53
Table 62: Frequency over Temperature .....	78

## DATA SHEET

NOVEMBER 2010



October 5, 2005

Figure 1: IC Functional Block Diagram

**DATA SHEET**

NOVEMBER 2010

## HARDWARE DESCRIPTION

### Hardware Overview

The TERIDIAN 71M6511 single chip single-phase meter integrates all primary functional blocks required to implement a solid-state electricity meter. Included on chip are an analog front end (AFE), an 8051-compatible microprocessor (MPU) which executes one instruction per clock cycle (80515), an independent 32-bit digital computation engine (CE), a voltage reference, a temperature sensor, LCD drivers, RAM, flash memory, a real time clock (RTC), and a variety of I/O pins. Various current sensor technologies are supported including Current Transformers (CT), Resistive Shunts, and Rogowski ( $di/dt$ ) Coils.

In addition to advanced measurement functions, the real time clock function allows the 71M6511/6511H to record time of use (TOU) metering information for multi-rate applications. Measurements can be displayed on either a 3V or a 5V LCD. Flexible mapping of LCD display segments will facilitate integration with any LCD format. The design trade-off between the number of LCD segments and DIO pins can be flexibly configured using memory-mapped I/O to accommodate various requirements.

The 71M6511 includes several I/O peripheral functions that improve the functionality of the device and reduce the component count for most meter applications. The I/O peripherals include two UARTs, digital I/O, comparator inputs, LCD display drivers, I<sup>2</sup>C interface and an optical/IR interface.

One of the two internal UARTs (UART1) is adapted to support an Infrared LED with internal drive output and sense input but it can also function as a standard UART.

A block diagram of the chip is shown in Figure 1. A detailed description of various hardware blocks follows.

### Analog Front End (AFE)

The AFE of the TERIDIAN 71M6511 Power Meter IC is comprised of an input multiplexer, a delta-sigma A/D converter with a voltage reference, followed by an FIR filter. A block diagram of the AFE is shown in Figure 3.

### Multiplexer

The input multiplexer supports four input signals that are applied to the pins IA, VA, and IB plus the output of the internal temperature sensor. The multiplexer can be operated in two modes:

- During a normal multiplexer cycle, the signals from the pins IA, VA, and IB, are selected.
- During the alternate multiplexer cycle, the temperature signal (TEMP) is selected, along with the other signal sources shown in Table 1.

Alternate multiplexer cycles are usually performed infrequently (every second or so). VA is not replaced in the alternate multiplexer cycles. Missing samples due to alternate multiplexer cycles are automatically interpolated by the CE.

EQU	Channels used from MUX Sequence				Channels used from alternative MUX Sequence				
	States 0 → 3				States 0 → 3				
	0	1	2	3	0	1	2	3	
	000	IA	VA	IB	-	TEMP	VA	-	-
	001	IA	VA	IB	-	TEMP	VA	IB	-

Table 1: Inputs Selected in Regular and Alternate Multiplexer Cycles

In a typical application, the IA input is connected to a current transformer that senses the line current. VA is typically connected to a voltage sensor through resistor dividers. IB may be connected to a second current transformer, e.g. for optional tamper detection.

The Multiplexer Control Circuit handles the setting of the multiplexer. The function of the Multiplexer Control Circuit is governed by the I/O RAM registers *MUX\_ALT* (0x2005[2]), *EQU* (0x2000[7:5]), and *MUX\_DIV* (0x2002[7:6]). *MUX\_DIV* controls the number of samples per cycle. It can request 2, 3, 4, or 6 multiplexer states per cycle.

**DATA SHEET**

NOVEMBER 2010

The *MUX\_ALT* bit requests an alternate multiplexer cycle. The bit may be asserted on any MPU cycle and may be subsequently de-asserted on any cycle including the next one. A rising edge on *MUX\_ALT* will cause the Control Circuit to wait until the next multiplexer cycle and implement a single alternate cycle.

Multiplexer Control Circuit also controls the FIR filter initiation and the chopping of the ADC reference voltage, VREF. The Multiplexer Control Circuit is clocked by CK32, the 32768Hz clock from the PLL block, and launches each pass through the CE program.

Table 2 shows the possible settings for *MUX\_DIV* and *FIR\_LEN* and the resulting channels sampled along with sample frequencies.

<i>MUX_DIV</i> (0x2002[7:6])	Number of channels selected (mux states per cycle)	Number of CK32 states for code pass	Effective sample frequency [Hz]	Number of CK32 states for code pass	Effective sample frequency [Hz]
<i>FIR_LEN</i> = 0					
00	---				Not Allowed
01	4	9	3640.89	13	2520.615
10	3	7	4681.143	10	3276.8
11	2	5	6553.6	7	4681.143
<i>FIR_LEN</i> = 1					

Table 2: Channel control based on *MUX\_DIV* and *FIR\_LEN*

## ADC

A single 21/22-bit delta-sigma A/D converter (ADC) digitizes the power inputs to the AFE. The resolution of the ADC is programmable using the I/O RAM register *FIR\_LEN* register (0x2005[4]). ADC resolution may be selected to be 21 bits (*FIR\_LEN*=0), or 22 bits (*FIR\_LEN*=1). Conversion time is two cycles of CK32 with *FIR\_LEN* = 0 and three cycles with *FIR\_LEN* = 1.

In order to provide the maximum resolution, the ADC should be operated with *FIR\_LEN* = 1. Accuracy, timing and functional specifications in this data sheet are based on *FIR\_LEN* = 1 and *MUX\_DIV* = 1 (four CK32 cycles). Alternative specifications are also provided for *FIR\_LEN* = 1 and *MUX\_DIV* = 2 (three CK32 cycles) in the CE Program and Environment section.

Initiation of each ADC conversion is controlled by the Multiplexer Control Circuit as described previously.

## FIR Filter

The finite impulse response (FIR) filter is an integral part of the ADC and it is optimized for use with the multiplexer. The purpose of the FIR is to decimate the ADC output to the desired resolution. At the end of each ADC conversion, the output data of the FIR filter (raw data) is stored into the CE DRAM location determined by the multiplexer selection. The location of the raw data in the CE DRAM is specified in the CE Program and Environment Section.

## Voltage Reference


The 71M6511/6511H includes an on-chip precision bandgap voltage reference that incorporates auto-zero techniques. The reference of the 71M6511H is trimmed in production to minimize errors caused by component mismatch and drift. The result is a voltage output with a predictable temperature coefficient.

The voltage reference is chopper stabilized, i.e. the polarity can be switched by the MPU using the I/O RAM register *CHOP\_ENA* (0x2002[5:4]). The two bits in the *CHOP\_ENA* register enable the MPU to operate the chopper circuit in regular or inverted operation, or in “toggling” mode. When the chopper circuit is toggled in between multiplexer cycles, DC offsets on the measured signals will automatically be averaged out.

The general topology of a chopped amplifier is given in Figure 2.

**DATA SHEET**

NOVEMBER 2010



**Figure 2: General Topology of a Chopped Amplifier**

It is assumed that an offset voltage  $V_{off}$  appears at the positive amplifier input. With all switches, as controlled by CROSS in the "A" position, the output voltage is:

$$V_{outp} - V_{outn} = G(V_{inp} + V_{off} - V_{inn}) = G(V_{inp} - V_{inn}) + G V_{off}$$

With all switches set to the "B" position by applying the inverted CROSS signal, the output voltage is:

$$V_{outn} - V_{outp} = G(V_{inn} - V_{inp} + V_{off}) = G(V_{inn} - V_{inp}) + G V_{off}, \text{ or}$$

$$V_{outp} - V_{outn} = G(V_{inp} - V_{inn}) - G V_{off}$$

Thus, when CROSS is toggled, e.g. after each multiplexer cycle, the offset will alternately appear on the output as positive and negative, which results in the offset effectively being eliminated, regardless of its polarity or magnitude.

The Functional Description Section contains a chapter with a detailed description on controlling the *CHOP\_ENA* register.

### Temperature Sensor


The 71M6511/6511H includes an on-chip temperature sensor implemented as a bandgap reference. It is used to determine the die temperature. The MPU may request an alternate multiplexer cycle containing the temperature sensor output by asserting *MUX\_ALT*.

The primary use of the temperature data is to determine the magnitude of compensation required to offset the thermal drift in the system (see section titled "Temperature Compensation").

The zero reference for the temperature sensor is *VBIAS*.

### Functional Description

The AFE functions as a data acquisition system, controlled by the MPU. The main signals (*IA*, *VA*, *IB*) are sampled and the ADC counts obtained are stored in CE RAM where they can be accessed by the CE and, if necessary, by the MPU. Alternate multiplexer cycles are initiated less frequently by the MPU to gather access to the slow temperature signal.



**Figure 3: AFE Block Diagram****Computation Engine (CE)**

The CE, a dedicated 32-bit RISC processor, performs the precision computations necessary to accurately measure energy. The CE calculations and processes include:

- Multiplication of each current sample with its associated voltage sample to obtain the energy per sample (when multiplied with the constant sample time).
- Frequency-insensitive delay cancellation on all six channels (to compensate for the delay between samples caused by the multiplexing scheme).
- 90° phase shifter (for VAR calculations).
- Pulse generation.
- Monitoring of the input signal frequency (for frequency and phase information).
- Monitoring of the input signal amplitude (for sag detection).
- Scaling of the processed samples based on chip temperature (temperature compensation) and calibration coefficients.

The CE program RAM (CE PRAM) is loaded at boot time by the MPU and then executed by the CE. Each CE instruction word is 2 bytes long. The CE program counter begins a pass through the CE code each time multiplexer state 0 begins. The code pass ends when a HALT instruction is executed. For proper operation, the code pass must be completed before the multiplexer cycle ends (see System Timing Summary in the Functional Description Section).

The CE data RAM (CE DRAM) can be accessed by the FIR filter block, the RTM circuit, the CE, and the MPU. Assigned time slots are reserved for FIR, RTM, and MPU, respectively, such that memory accesses to CE\_RAM do not collide. Holding registers are used to convert 8-bit wide MPU data to/from 32-bit wide CE DRAM data, and wait states are inserted as needed, depending on the frequency of CKMPU.

Table 3 shows the CE DRAM addresses allocated to analog inputs from the AFE.

**DATA SHEET**

NOVEMBER 2010

Address (hex)	Name	Description
0x00	IA	Phase A current
0x01	VA	Phase A voltage
0x02	IB	Phase B current
0x03	-	Reserved
0x04	-	Reserved
0x05	-	Reserved
0x06	TEMP	Temperature
0x07	--	Reserved

**Table 3: CE DRAM Locations for ADC Results**
**Meter Equations**

The Compute Engine (CE) program for residential meter configurations implements the equations in Table 4. The I/O RAM register *EQU* specifies the equation to be used based on the number and arrangement of phases used for metering. In case of single-phase metering, the unconnected input should be tied to V3P3A, the analog supply voltage. The *EQU* selection enables the 71M6511 to calculate single-phase power measurement based on the type of service used. Table 4 also states the sequence of the multiplexer in the AFE.

<i>EQU</i>	Formula	Channels used from MUX Sequence States 0 → 3				Channels used from alternative MUX Sequence States 0 → 3			
		0	1	2	3	0	1	2	3
000	VA IA (1 element, 2W 1φ)	IA	VA	IB	-	TEMP	VA	-	-
001	VA(IA-IB)/2 (1 element, 3W 1φ)	IA	VA	IB	-	TEMP	VA	IB	-

**Table 4: Standard Meter Equations (inputs shown gray are scanned but not used for calculation)**
**Pulse Generator**

The CE contains two pulse generators which create low jitter pulses at a rate set by the CE DRAM registers *APULSEW\*WRATE* and *APULSER\*WRATE* if *EXT\_PULSE* (a CE input variable in CE DRAM) is 15. This mode puts the MPU in control of pulse generation by placing values into the *APULSEW* and *APULSER* registers ("external pulse generation").

If *EXT\_PULSE* is 0, *APULSEW* is replaced with *WSUM\_X* and *APULSER* is replaced with *VARSUM\_X*. In this mode, the CE generates pulse based on its internal computation of *WSUM\_X* and *VARSUM\_X*, the signed sums of energy from all three elements ("internal pulse generation").

The *DIO\_PV* and *DIO\_PW* bits as described in the Digital I/O section can be programmed to route *WPULSE* and *VARPULSE* to the output pins DIO6 and DIO7 respectively. DIO6 and DIO7 can be configured to generate interrupts (useful for pulse counting by the MPU – see On-Chip Resources (DIO Section)).

**DATA SHEET**

NOVEMBER 2010

**Real-Time Monitor**

The CE contains a Real Time Monitor (RTM), which can be programmed to monitor four selectable CE RAM locations at full sample rate. The four monitored locations are serially output to the TMUXOUT pin via the digital output multiplexer at the beginning of each CE code pass (see the Test Ports Section for details)


**CE Functional Overview**

The ADC processes one sample per channel per multiplexer cycle. Figure 4 shows the timing of the samples taken during one multiplexer cycle.

The number of samples processed during one accumulation cycle is controlled by the I/O RAM registers *PRE\_SAMPS* (0x2001[7:6]) and *SUM\_CYCLES* (0x2001[5:0]). The integration time for each energy output is

$$PRE\_SAMPS * SUM\_CYCLES / 2520.6, \text{ where } 2520.6 \text{ is the sample rate [Hz] (for } MUX\_DIV = 1\text{)}$$

For example, *PRE\_SAMPS* = 42 and *SUM\_CYCLES* = 50 will establish 2100 samples per accumulation cycle. *PRE\_SAMPS* = 100 and *SUM\_CYCLES* = 21 will result in the exact same accumulation cycle of 2100 samples or 833ms. After an accumulation cycle is completed, the XFER\_BUSY interrupt signals to the MPU that accumulated data are available.


**Figure 4: Samples in Multiplexer Cycle**

The end of each multiplexer cycle is signaled to the MPU by the CE\_BUSY interrupt. At the end of each multiplexer cycle, status information, such as sag data and the digitized input signal, is available to the MPU.



**Figure 5: Accumulation Interval**

Figure 5 shows the accumulation interval resulting from *MUX\_DIV* = 1, *PRE\_SAMPS* = 42 and *SUM\_CYCLES* = 50, consisting of 2100 samples of 397µs each, followed by the XFER\_BUSY interrupt. The sampling in this example is applied to a 50Hz signal.

**DATA SHEET**

NOVEMBER 2010

There is no correlation between the line signal frequency and the choice of *PRE\_SAMPS* or *SUM\_CYCLES* (even though when *SUM\_CYCLES* = 42 one set of *SUM\_CYCLES* happens to sample a period of 16.6ms). Furthermore, sampling does not have to start when the line voltage crosses the zero line.

### Delay Compensation

When measuring the energy of a phase (i.e., Wh and VARh) in a service, the voltage and current for that phase must be sampled at the same instant. Otherwise, the phase difference,  $\Phi$ , introduces errors.

$$\phi = \frac{t_{\text{delay}}}{T} \cdot 360^\circ = t_{\text{delay}} \cdot f \cdot 360^\circ$$

Where  $f$  is the frequency of the input signal and  $t_{\text{delay}}$  is the sampling delay between voltage and current.

In traditional meter ICs, sampling is accomplished by using two A/D converters per phase (one for voltage and the other one for current) controlled to sample simultaneously. Teridian's Single-Converter Technology®, however, exploits the 32-bit signal processing capability of its CE to implement "constant delay" all-pass filters. These all-pass filters correct for the conversion time difference between the voltage and the corresponding current samples that are obtained with a single multiplexed A/D converter.

The "constant delay" all-pass filters provide a broad-band delay  $\beta$  that is precisely matched to the difference in sample time between the voltage and the current of a given phase. This digital filter does not affect the amplitude of the signal, but provides a precisely controlled phase response. The delay compensation implemented in the CE aligns the voltage samples with their corresponding current samples by routing the voltage samples through the all-pass filter, thus delaying the voltage samples by  $\beta$ , resulting in the residual phase error  $\beta - \Phi$ . The residual phase error is negligible, and is typically less than  $\pm 1.5$  milli-degrees at 100Hz, thus it does not contribute to errors in the energy measurements.

**DATA SHEET**

NOVEMBER 2010

## 80515 MPU Core

### 80515 Overview

The 71M6511/6511H includes an 80515 MPU (8-bit, 8051-compatible) that processes most instructions in one clock cycle. Using a 5MHz clock results in a processing throughput of 5 MIPS. The 80515 architecture eliminates redundant bus states and implements parallel execution of fetch and execution phases. Normally a machine cycle is aligned with a memory fetch, therefore, most of the 1-byte instructions are performed in a single cycle. This leads to an 8x performance (in average) improvement (in terms of MIPS) over the Intel 8051 device running at the same clock frequency.

Actual processor clocking speed can be adjusted to the total processing demand of the application (metering calculations, AMR management, memory management, LCD driver management and I/O management) using the I/O RAM register *MPU\_DIV[2:0]*.


Typical measurement and metering functions based on the results provided by the internal 32-bit compute engine (CE) are available for the MPU as part of TERIDIAN's standard library. A standard ANSI "C" 80515-application programming interface library is available to help reduce design cycle.

### Memory Organization

The 80515 MPU core incorporates the Harvard architecture with separate code and data spaces.

Memory organization in the 80515 is similar to that of the industry standard 8051. There are three memory areas: Program memory (flash), external data memory (XRAM), physically consisting of XRAM, CE DRAM, CE PRAM and I/O RAM, and internal data memory (Internal RAM). Figure 6 shows the memory map (see also Table 55).

**Internal and External Data Memory:** Both internal and external data memory are physically located on the 71M6511 IC. External data memory is only external to the 80515 MPU core.



**Figure 6: Memory Map**

**Program Memory:** The 80515 can address up to 64KB of program memory space from 0x0000 to 0xFFFF. Program memory is read when the MPU fetches instructions or performs a MOVC operation.

After reset, the MPU starts program execution from location 0x0000. The lower part of the program memory includes reset and interrupt vectors. The interrupt vectors are spaced at 8-byte intervals, starting from 0x0003.

**External Data Memory:** While the 80515 can address up to 64KB of external data memory in the space from 0x0000 to 0xFFFF, only the memory ranges shown in Figure 6 contain physical memory. The 80515 writes into external data memory

**DATA SHEET**

NOVEMBER 2010

when the MPU executes a MOVX @Ri,A or MOVX @DPTR,A instruction. The MPU reads external data memory by executing a MOVX A,@Ri or MOVX A,@DPTR instruction (SFR USR2 provides the upper 8 bytes for the MOVX A,@Ri instruction).

**Clock Stretching:** MOVX instructions can access fast or slow external RAM and external peripherals. The three low ordered bits of the CKCON register define the stretch memory cycles. Setting all the CKCON stretch bits to one allows access to very slow external RAM or external peripherals.

Table 5 shows how the signals of the External Memory Interface change when stretch values are set from 0 to 7. The widths of the signals are counted in MPU clock cycles. The post-reset state of the CKCON register, which is in bold in the table, performs the MOVX instructions with a stretch value equal to 1.

CKCON register			Stretch Value	Read signals width	Write signal width		
CKCON.2	CKCON.	CKCON.		memaddr	memrd	memaddr	memwr
0	0	0	0	1	1	2	1
<b>0</b>	<b>0</b>	<b>1</b>	<b>1</b>	<b>2</b>	<b>2</b>	<b>3</b>	<b>1</b>
0	1	0	2	3	3	4	2
0	1	1	3	4	4	5	3
1	0	0	4	5	5	6	4
1	0	1	5	6	6	7	5
1	1	0	6	7	7	8	6
1	1	1	7	8	8	9	7

**Table 5: Stretch Memory Cycle Width**

There are two types of instructions, differing in whether they provide an eight-bit or sixteen-bit indirect address to the external data RAM.

In the first type (MOVX A,@Ri), the contents of R0 or R1, in the current register bank, provide the eight lower-ordered bits of address. The eight high-ordered bits of address are specified with the USR2 SFR. This method allows the user paged access (256 pages of 256 bytes each) to the full 64KB of external data RAM. In the second type of MOVX instruction (MOVX A,@DPTR), the data pointer generates a sixteen-bit address. This form is faster and more efficient when accessing very large data arrays (up to 64 Kbytes), since no additional instructions are needed to set up the eight high ordered bits of address.

It is possible to mix the two MOVX types. This provides the user with four separate data pointers, two with direct access and two with paged access to the entire 64KB of external memory range.

**Dual Data Pointer:** The Dual Data Pointer accelerates the block moves of data. The standard DPTR is a 16-bit register that is used to address external memory or peripherals. In the 80515 core, the standard data pointer is called DPTR, the second data pointer is called DPTR1. The data pointer select bit chooses the active pointer. The data pointer select bit is located at the LSB of the DPS register (DPS.0). DPTR is selected when DPS.0 = 0 and DPTR1 is selected when DPS.0 = 1.

The user switches between pointers by toggling the LSB of the DPS register. All DPTR-related instructions use the currently selected DPTR for any activity.

**The second data pointer may not be supported by certain compilers.**

**DATA SHEET**

NOVEMBER 2010

**Internal Data Memory:** The Internal data memory provides 256 bytes (0x00 to 0xFF) of data memory. The internal data memory address is always 1 byte wide and can be accessed by either direct or indirect addressing. The Special Function Registers occupy the upper 128 bytes. **This SFR area is available only by direct addressing. Indirect addressing accesses the upper 128 bytes of Internal RAM.**

The lower 128 bytes contain working registers and bit-addressable memory. The lower 32 bytes form four banks of eight registers (R0-R7). Two bits on the program memory status word (PSW) select which bank is in use. The next 16 bytes form a block of bit-addressable memory space at bit addresses 0x00-0x7F. All of the bytes in the lower 128 bytes are accessible through direct or indirect addressing. Table 6 shows the internal data memory map.

Address	Direct addressing	Indirect addressing
0xFF	Special Function Registers (SFRs)	RAM
0x80		
0x7F		Byte-addressable area
0x30		
0x2F		Bit-addressable area
0x20		
0x1F		
0x00		Register banks R0...R7

Table 6: Internal Data Memory Map

### Special Function Registers (SFRs)

A map of the Special Function Registers is shown in Table 7.

Hex\Bin	Bit-addressable	Byte-addressable								Bin/Hex
		X000	X001	X010	X011	X100	X101	X110	X111	
F8	<i>INTBITS</i>									FF
F0	<i>B</i>									F7
E8	<i>WDI</i>									EF
E0	<i>A</i>									E7
D8	<i>WDCON</i>									DF
D0	<i>PSW</i>									D7
C8										CF
C0	<i>IRCON</i>									C7
B8	<i>IEN1</i>	<i>IP1</i>	<i>SORELH</i>	<i>SIRELH</i>					<i>USR2</i>	<b>BF</b>
B0			<i>FLSHCTL</i>						<i>PGADR</i>	<b>B7</b>
A8	<i>IEN0</i>	<i>IP0</i>	<i>SORELL</i>							<b>AF</b>
A0	<i>P2</i>	<i>DIR2</i>	<i>DIR0</i>							<b>A7</b>
98	<i>S0CON</i>	<i>S0BUF</i>	<i>IEN2</i>	<i>SICON</i>	<i>SIBUF</i>	<i>SIRELL</i>	<i>EEDATA</i>	<i>EECTRL</i>		9F
90	<i>P1</i>	<i>DIR1</i>	<i>DPS</i>		<i>ERASE</i>					97
88	<i>TCON</i>	<i>TMOD</i>	<i>TL0</i>	<i>TH0</i>	<i>TH1</i>	<i>CKCON</i>				8F
80	<i>P0</i>	<i>SP</i>	<i>DPL</i>	<i>DPH</i>	<i>DPL1</i>	<i>DPH1</i>	<i>WDTREL</i>	<i>PCON</i>		87

Table 7: Special Function Registers Locations

Only a few addresses are occupied, the others are not implemented. SFRs specific to the 651X are shown in **bold** print. Any read access to unimplemented addresses will return undefined data, while any write access will have no effect. The registers at 0x80, 0x88, 0x90, etc., are bit-addressable, all others are byte-addressable.

**DATA SHEET**

NOVEMBER 2010

**Special Function Registers (Generic 80515 SFRs)**

Table 8 shows the location of the SFRs and the value they assume at reset or power-up.

Name	Location	Reset value	Description
P0	0x80	0xFF	Port 0
SP	0x81	0x07	Stack Pointer
DPL	0x82	0x00	Data Pointer Low 0
DPH	0x83	0x00	Data Pointer High 0
DPL1	0x84	0x00	Data Pointer Low 1
DPH1	0x85	0x00	Data Pointer High 1
WDTREL	0x86	0x00	Watchdog Timer Reload register
PCON	0x87	0x00	UART Speed Control
TCON	0x88	0x00	Timer/Counter Control
TMOD	0x89	0x00	Timer Mode Control
TLO	0x8A	0x00	Timer 0, low byte
TL1	0x8B	0x00	Timer 1, high byte
TH0	0x8C	0x00	Timer 0, low byte
TH1	0x8D	0x00	Timer 1, high byte
CKCON	0x8E	0x01	Clock Control (Stretch=1)
P1	0x90	0xFF	Port 1
DPS	0x92	0x00	Data Pointer select Register
S0CON	0x98	0x00	Serial Port 0, Control Register
S0BUF	0x99	0x00	Serial Port 0, Data Buffer
IEN2	0x9A	0x00	Interrupt Enable Register 2
S1CON	0x9B	0x00	Serial Port 1, Control Register
S1BUF	0x9C	0x00	Serial Port 1, Data Buffer
S1RELL	0x9D	0x00	Serial Port 1, Reload Register, low byte
P2	0xA0	0x00	Port 2
IENO	0xA8	0x00	Interrupt Enable Register 0
IPO	0xA9	0x00	Interrupt Priority Register 0
SORELL	0xAA	0xD9	Serial Port 0, Reload Register, low byte
P3	0xB0	0xFF	Port 3
IEN1	0xB8	0x00	Interrupt Enable Register 1
IPI	0xB9	0x00	Interrupt Priority Register 1
SORELH	0xBA	0x03	Serial Port 0, Reload Register, high byte
S1RELH	0xBB	0x03	Serial Port 1, Reload Register, high byte
USR2	0xBF	0x00	User 2 Port, high address byte for MOVX@Ri
IRCON	0xC0	0x00	Interrupt Request Control Register
PSW	0xD0	0x00	Program Status Word
WDCON	0xD8	0x00	Baud Rate Control Register (only WDCON.7 bit used)
A	0xE0	0x00	Accumulator
B	0xF0	0x00	B Register

Table 8: Special Function Registers Reset Values

**DATA SHEET**

NOVEMBER 2010

**Accumulator (ACC, A):** ACC is the accumulator register. Most instructions use the accumulator to hold the operand. The mnemonics for accumulator-specific instructions refer to accumulator as "A", not ACC.

**B Register:** The B register is used during multiply and divide instructions. It can also be used as a scratch-pad register to hold temporary data.

**Program Status Word (PSW):**

	MSB		LSB
	<i>CV</i>	<i>AC</i>	<i>F0</i> <i>RS1</i> <i>RS</i> <i>OV</i> - <i>P</i>

**Table 9: PSW Register Flags**

Bit	Symbol	Function															
<i>PSW.7</i>	<i>CV</i>	Carry flag															
<i>PSW.6</i>	<i>AC</i>	Auxiliary Carry flag for BCD operations															
<i>PSW.5</i>	<i>F0</i>	General purpose Flag 0 available for user. <b>Not to be confused with the F0 flag in the CESTATUS register.</b>															
<i>PSW.4</i>	<i>RS1</i>	Register bank select control bits. The contents of RS1 and RS0 select the working register bank: <table border="1" data-bbox="584 994 1295 1199"> <thead> <tr> <th><i>RS1/RS0</i></th> <th><b>Bank selected</b></th> <th><b>Location</b></th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Bank 0</td> <td>(0x00 – 0x07)</td> </tr> <tr> <td>01</td> <td>Bank 1</td> <td>(0x08 – 0xF)</td> </tr> <tr> <td>10</td> <td>Bank 2</td> <td>(0x10 – 0x17)</td> </tr> <tr> <td>11</td> <td>Bank 3</td> <td>(0x18 – 0x1F)</td> </tr> </tbody> </table>	<i>RS1/RS0</i>	<b>Bank selected</b>	<b>Location</b>	00	Bank 0	(0x00 – 0x07)	01	Bank 1	(0x08 – 0xF)	10	Bank 2	(0x10 – 0x17)	11	Bank 3	(0x18 – 0x1F)
<i>RS1/RS0</i>	<b>Bank selected</b>	<b>Location</b>															
00	Bank 0	(0x00 – 0x07)															
01	Bank 1	(0x08 – 0xF)															
10	Bank 2	(0x10 – 0x17)															
11	Bank 3	(0x18 – 0x1F)															
<i>PSW.2</i>	<i>OV</i>	Overflow flag															
<i>PSW.1</i>	-	User defined flag															
<i>PSW.0</i>	<i>P</i>	Parity flag, affected by hardware to indicate odd / even number of "one" bits in the Accumulator, i.e. even parity.															

**Table 10: PSW bit functions**

**Stack Pointer (SP):** The stack pointer is a 1-byte register initialized to 0x07 after reset. This register is incremented before PUSH and CALL instructions, causing the stack to begin at location 0x08.

**Data Pointer:** The data pointer (DPT) is 2 bytes wide. The lower part is DPL, and the highest is DPH. It can be loaded as a 2-byte register (MOV DPT, #data16) or as two registers (e.g. MOV DPL, #data8). It is generally used to access external code or data space (e.g. MOVC A,@A+DPT or MOVX A,@DPT respectively).

**Program Counter:** The program counter (PC) is 2 bytes wide initialized to 0x0000 after reset. This register is incremented during the fetching operation code or when operating on data from program memory.

**DATA SHEET**

NOVEMBER 2010

**Port Registers:** The I/O ports are controlled by Special Function Registers *P0*, *P1*, and *P2*. The contents of the SFR can be observed on corresponding pins on the chip. Writing a '1' to any of the ports (see Table 11) causes the corresponding pin to be at high level (V<sub>3P3</sub>), and writing a '0' causes the corresponding pin to be held at low level (GND). The data direction registers *DIR0*, *DIR1*, and *DIR2* define individual pins as input or output pins (see section On-Chip Resources – DIO Ports for details).

Register	SFR Address	R/W	Description
<i>P0</i>	0x80	R/W	Register for port 0 read and write operations (pins DIO4...DIO7)
<i>DIR0</i>	0xA2	R/W	Data direction register for port 0. Setting a bit to 1 means that the corresponding pin is an output.
<i>P1</i>	0x90	R/W	Register for port 1 read and write operations (pins DIO8...DIO15)
<i>DIR1</i>	0x91	R/W	Data direction register for port 1.
<i>P2</i>	0xA0	R/W	Register for port 2 read and write operations (pins DIO16-DIO17)
<i>DIR2</i>	0xA1	R/W	Data direction register for port 2.

**Table 11: Port Registers**

All four ports on the chip are bi-directional. Each of them consists of a Latch (SFR '*P0*' to '*P3*'), an output driver, and an input buffer, therefore the MPU can output or read data through any of these ports. Even if a DIO pin is configured as an output, the state of the pin can still be read by the MPU, for example when counting pulses issued via DIO pins that are under CE control.

### Special Function Registers Specific to the 71M6511

Table 12 shows the location and description of the 71M6511-specific SFRs.

Register	Alternative Name	SFR Address	R/W	Description
<i>ERASE</i>	<i>FLSH_ERASE</i>	0x94	W	This register is used to initiate either the Flash Mass Erase cycle or the Flash Page Erase cycle. Specific patterns are expected for <i>FLSH_ERASE</i> in order to initiate the appropriate Erase cycle (default = 0x00).  0x55 – Initiate Flash Page Erase cycle. Must be proceeded by a write to <i>FLSH_PGADR</i> @ SFR 0xB7.  0xAA – Initiate Flash Mass Erase cycle. Must be proceeded by a write to <i>FLSH_MEEN</i> @ SFR 0xB2 and the debug port must be enabled.  Any other pattern written to <i>FLSH_ERASE</i> will have no effect.
<i>PGADDR</i>	<i>FLSH_PGADR</i>	0xB7	R/W	Flash Page Erase Address register containing the flash memory page address (page 0 thru 127) that will be erased during the Page Erase cycle (default = 0x00).  Must be re-written for each new Page Erase cycle.
<i>EEDATA</i>		0x9E	R/W	I2C EEPROM interface data register
<i>EECTRL</i>		0x9F	R/W	I2C EEPROM interface control register. If the MPU wishes to write a byte of data to EEPROM, it places the data in <i>EEDATA</i> and then writes the 'Transmit' code to <i>EECTRL</i> . The write to <i>EECTRL</i> initiates the transmit sequence. See the section I2C Interface (EEPROM) for a description of the command and status bits available for <i>EECTRL</i> .

**DATA SHEET**

NOVEMBER 2010

<i>FLSHCRL</i>		0xB2	R/W W R/W R	<p><b>Bit 0 (FLSH_PWE): Program Write Enable:</b> 0 – MOVX commands refer to XRAM Space, normal operation (default). 1 – MOVX @DPTR,A moves A to Program Space (flash) @ DPTR.</p> <p>This bit is automatically reset after each byte written to flash. Writes to this bit are inhibited when interrupts are enabled.</p> <p><b>Bit 1 (FLSH_MEEN): Mass Erase Enable:</b> 0 – Mass Erase disabled (default). 1 – Mass Erase enabled.</p> <p>Must be re-written for each new Mass Erase cycle.</p> <p><b>Bit 6 (SECURE):</b> Enables security provisions that prevent external reading of flash memory and CE program RAM. This bit is reset on chip reset and may only be set. Attempts to write zero are ignored.</p> <p><b>Bit 7 (PREBOOT):</b> Indicates that the preboot sequence is active.</p>
<i>WDI</i>		0xE8	R/W R/W W	<p><b>Only byte operations on the whole WDI register should be used when writing.</b> The byte must have all bits set except the bits that are to be cleared.</p> <p>The multi-purpose register <i>WDI</i> contains the following bits:</p> <p><b>Bit 0 (IE_XFER): XFER Interrupt Flag:</b> This flag monitors the XFER_BUSY interrupt. It is set by hardware and must be cleared by the interrupt handler</p> <p><b>Bit 1 (IE_RTC): RTC Interrupt Flag:</b> This flag monitors the RTC_1SEC interrupt. It is set by hardware and must be cleared by the interrupt handler</p> <p><b>Bit 7 (WD_RST): WD Timer Reset:</b> The WDT is reset when a 1 is written to this bit.</p>
<i>INTBITS</i>	<i>INT0...INT6</i>	0xF8	R	Interrupt inputs. The MPU may read these bits to see the input to external interrupts INT0, INT1, up to INT6. These bits do not have any memory and are primarily intended for debug use

**Table 12: Special Function Registers**
**Instruction Set**

All instructions of the generic 8051 microcontroller are supported. A complete list of the instruction set and of the associated op-codes is contained in the 651X Software User's Guide (SUG).

**UART**

The 71M6511 includes a UART (UART0) that can be programmed to communicate with a variety of AMR modules. A second UART (UART1) is connected to the optical port, as described in the optical port description.

The UART is a dedicated 2-wire serial interface, which can communicate with an external host processor at up to 38,400 bits/s ((with MPU clock = 1.2288MHz). The operation of each pin is as follows:

**RX:** Serial input data are applied at this pin. Conforming to RS-232 standard, the bytes are input LSB first. The voltage applied at RX must not exceed 3.6V.

**TX:** This pin is used to output the serial data. The bytes are output LSB first.

The 71M6511 has, several UART-related registers for the control and buffering of serial data.

**DATA SHEET**

NOVEMBER 2010

A single SFR register serves as both the transmit buffer and receive buffer (*S0BUF*, SFR 0x99 for UART0 and *S1BUF*, SFR 0x9C for UART1). When written by the MPU, *SxBUF* acts as the transmit buffer, and when read by the MPU, it acts as the receive buffer. Writing data to the transmit buffer starts the transmission by the associated UART. Received data are available by reading from the receive buffer. Both UARTs can simultaneously transmit and receive data.

*WDCON[7]* selects whether timer 1 or the internal baud rate generator is used. All UART transfers are programmable for parity enable, parity, 2 stop bits/1 stop bit and XON/XOFF options for variable communication baud rates from 300 to 38400 bps. Table 13 shows how the baud rates are calculated. Table 14 shows the selectable UART operation modes.

	<b>Using Timer 1</b>	<b>Using Internal Baud Rate Generator</b>
<b>Serial Interface 0</b>	$2^{\text{SMOD}} * f_{\text{CKMPU}} / (384 * (256 - TH1))$	$2^{\text{SMOD}} * f_{\text{CKMPU}} / (64 * (2^{10} - \text{S0REL}))$
<b>Serial Interface 1</b>	N/A	$f_{\text{CKMPU}} / (32 * (2^{10} - \text{S1REL}))$

**Note:** *SOREL* and *SIREL* are 10-bit values derived by combining bits from the respective timer reload registers. *SMOD* is the *SMOD* bit in the SFR *PCON*. *TH1* is the high byte of timer 1.

**Table 13: Baud Rate Generation**

	<b>UART 0</b>	<b>UART 1</b>
<b>Mode 0</b>	N/A	Start bit, 8 data bits, parity, stop bit, variable baud rate (internal baud rate generator)
<b>Mode 1</b>	Start bit, 8 data bits, stop bit, variable baud rate (internal baud rate generator or timer 1)	Start bit, 8 data bits, stop bit, variable baud rate (internal baud rate generator)
<b>Mode 2</b>	Start bit, 8 data bits, parity, stop bit, fixed baud rate 1/32 or 1/64 of $f_{\text{CKMPU}}$	N/A
<b>Mode 3</b>	Start bit, 8 data bits, parity, stop bit, variable baud rate (internal baud rate generator or timer 1)	N/A

**Table 14: UART Modes**

Parity of serial data is available through the P flag of the accumulator. Seven-bit serial modes with parity, such as those used by the FLAG protocol, can be simulated by setting and reading bit 7 of 8-bit output data. Seven-bit serial modes without parity can be simulated by setting bit 7 to a constant 1. 8-bit serial modes with parity can be simulated by setting and reading the 9<sup>th</sup> bit, using the control bits TB80 (S0CON.3) and TB81 (S1CON.3) in the S0CON and S1CON SFRs for transmit and RB81 (S1CON.2) for receive operations. SM20 (S0CON.5) and SM21 (S1CON.5) can be used as handshake signals for inter-processor communication in multi-processor systems.

**Serial Interface 0 Control Register (S0CON).**

The function of the UART0 depends on the setting of the Serial Port Control Register S0CON.

MSB	LSB							
<i>SM0</i>	<i>SM1</i>	<i>SM20</i>	<i>RENO</i>	<i>TB80</i>	<i>RB80</i>	<i>TIO</i>	<i>RIO</i>	

**Table 15: The S0CON Register**

**DATA SHEET**

NOVEMBER 2010

**Serial Interface 1 Control Register (S1CON).**

The function of the serial port depends on the setting of the Serial Port Control Register S1CON.

MSB

LSB

<i>SM</i>	-	<i>SM2I</i>	<i>REN1</i>	<i>TB8I</i>	<i>RB8I</i>	<i>TI1</i>	<i>RI1</i>
-----------	---	-------------	-------------	-------------	-------------	------------	------------

**Table 16: The *S1CON* register**

Bit	Symbol	Function																				
<i>S0CON.7</i>	<i>SM0</i>	These two bits set the UART0 mode: <table border="1"> <thead> <tr> <th>Mode</th><th>Description</th><th><i>SM0</i></th><th><i>SM1</i></th></tr> </thead> <tbody> <tr> <td>0</td><td>N/A</td><td>0</td><td>0</td></tr> <tr> <td>1</td><td>8-bit UART</td><td>0</td><td>1</td></tr> <tr> <td>2</td><td>9-bit UART</td><td>1</td><td>0</td></tr> <tr> <td>3</td><td>9-bit UART</td><td>1</td><td>1</td></tr> </tbody> </table>	Mode	Description	<i>SM0</i>	<i>SM1</i>	0	N/A	0	0	1	8-bit UART	0	1	2	9-bit UART	1	0	3	9-bit UART	1	1
Mode	Description	<i>SM0</i>	<i>SM1</i>																			
0	N/A	0	0																			
1	8-bit UART	0	1																			
2	9-bit UART	1	0																			
3	9-bit UART	1	1																			
<i>S0CON.6</i>	<i>SM1</i>																					
<i>S0CON.5</i>	<i>SM20</i>	Enables the inter-processor communication feature.																				
<i>S0CON.4</i>	<i>REN0</i>	If set, enables serial reception. Cleared by software to disable reception.																				
<i>S0CON.3</i>	<i>TB80</i>	The 9 <sup>th</sup> transmitted data bit in Modes 2 and 3. Set or cleared by the MPU, depending on the function it performs (parity check, multiprocessor communication etc.)																				
<i>S0CON.2</i>	<i>RB80</i>	In Modes 2 and 3 it is the 9 <sup>th</sup> data bit received. In Mode 1, if <i>SM20</i> is 0, <i>RB80</i> is the stop bit. In Mode 0 this bit is not used. Must be cleared by software																				
<i>S0CON.1</i>	<i>TI0</i>	Transmit interrupt flag, set by hardware after completion of a serial transfer. Must be cleared by software.																				
<i>S0CON.0</i>	<i>RI0</i>	Receive interrupt flag, set by hardware after completion of a serial reception. Must be cleared by software																				

**Table 17: The *S0CON* Bit Functions**

Note: The speed in Mode 2 depends on the *SMOD* bit in the SFR *PCON*. See the *PCON* register description.

**DATA SHEET**

NOVEMBER 2010

Bit	Symbol	Function												
<i>SICON.7</i>	<i>SM</i>	Sets the baud rate for UART1 <table border="1" data-bbox="507 481 1165 608"> <thead> <tr> <th>SM</th><th>Mode</th><th>Description</th><th>Baud Rate</th></tr> </thead> <tbody> <tr> <td>0</td><td>A</td><td>9-bit UART</td><td>variable</td></tr> <tr> <td>1</td><td>B</td><td>8-bit UART</td><td>variable</td></tr> </tbody> </table>	SM	Mode	Description	Baud Rate	0	A	9-bit UART	variable	1	B	8-bit UART	variable
SM	Mode	Description	Baud Rate											
0	A	9-bit UART	variable											
1	B	8-bit UART	variable											
<i>SICON.5</i>	<i>SM2I</i>	Enables the inter-processor communication feature.												
<i>SICON.4</i>	<i>RENI</i>	If set, enables serial reception. Cleared by software to disable reception.												
<i>SICON.3</i>	<i>TB8I</i>	The 9 <sup>th</sup> transmitted data bit in Mode A. Set or cleared by the MPU, depending on the function it performs (parity check, multiprocessor communication etc.)												
<i>SICON.2</i>	<i>RB8I</i>	In Modes 2 and 3, it is the 9 <sup>th</sup> data bit received. In Mode B, if <i>SM2I</i> is 0, <i>RB8I</i> is the stop bit. Must be cleared by software												
<i>SICON.1</i>	<i>TII</i>	Transmit interrupt flag, set by hardware after completion of a serial transfer. Must be cleared by software.												
<i>SICON.0</i>	<i>RII</i>	Receive interrupt flag, set by hardware after completion of a serial reception. Must be cleared by software												

**Table 18: The *SICON* Bit Functions**
**Timers and Counters**

The 80515 has two 16-bit timer/counter registers: Timer 0 and Timer 1. These registers can be configured for counter or timer operations.

In timer mode, the register is incremented every machine cycle meaning that it counts up after every 12 periods of the MPU clock signal.

In counter mode, the register is incremented when the falling edge is observed at the corresponding input signal *T0* or *T1* (*T0* and *T1* are the timer gating inputs derived from certain DIO pins, see the DIO Ports chapter). Since it takes 2 machine cycles to recognize a 1-to-0 event, the maximum input count rate is 1/2 of the oscillator frequency. There are no restrictions on the duty cycle, however to ensure proper recognition of 0 or 1 state, an input should be stable for at least 1 machine cycle.

Four operating modes can be selected for Timer 0 and Timer 1. Two Special Function Registers (*TMOD* and *TCON*) are used to select the appropriate mode.

**Timer/Counter Mode Control Register (*TMOD*):**

MSB				LSB			
<i>GATE</i>	<i>C/T</i>	<i>M1</i>	<i>M0</i>	<i>GATE</i>	<i>C/T</i>	<i>M1</i>	<i>M0</i>
Timer 1				Timer 0			

**Table 19: The *TMOD* Register**

Bits *TR1* (*TCON.6*) and *TR0* (*TCON.4*) in the *TCON* register (see Table 22 and Table 23) start their associated timers when set.

**DATA SHEET**

NOVEMBER 2010


Bit	Symbol	Function
<i>TMOD.7</i> <i>TMOD.3</i>	<i>Gate</i>	If set, enables external gate control (pin int0 or int1 for Counter 0 or 1, respectively). When int0 or int1 is high, and <i>TRX</i> bit is set (see <i>TCON</i> register), a counter is incremented every falling edge on t0 or t1 input pin
<i>TMOD.6</i> <i>TMOD.2</i>	<i>C/T</i>	Selects Timer or Counter operation. When set to 1, a Counter operation is performed. When cleared to 0, the corresponding register will function as a Timer.
<i>TMOD.5</i> <i>TMOD.1</i>	<i>M1</i>	Selects the mode for Timer/Counter 0 or Timer/Counter 1, as shown in <i>TMOD</i> description.
<i>TMOD.4</i> <i>TMOD.0</i>	<i>M0</i>	Selects the mode for Timer/Counter 0 or Timer/Counter 1, as shown in <i>TMOD</i> description.

**Table 20: TMOD Register Bit Description**

<i>M1</i>	<i>M0</i>	Mode	Function
0	0	Mode 0	13-bit Counter/Timer with 5 lower bits in the <i>TL0</i> or <i>TL1</i> register and the remaining 8 bits in the <i>TH0</i> or <i>TH1</i> register (for Timer 0 and Timer 1, respectively). The 3 high order bits of <i>TL0</i> and <i>TL1</i> are held at zero.
0	1	Mode 1	16-bit Counter/Timer.
1	0	Mode2	8-bit auto-reload Counter/Timer. The reload value is kept in <i>TH0</i> or <i>TH1</i> , while <i>TL0</i> or <i>TL1</i> is incremented every machine cycle. When <i>TL(x)</i> overflows, a value from <i>TH(x)</i> is copied to <i>TL(x)</i> .
1	1	Mode3	If Timer 1 <i>M1</i> and <i>M0</i> bits are set to '1', Timer 1 stops. If Timer 0 <i>M1</i> and <i>M0</i> bits are set to '1', Timer 0 acts as two independent 8-bit Timer/Counters.

**Table 21: Timers/Counters Mode Description**

Note: *TL0* is affected by *TR0* and gate control bits, and sets *TF0* flag on overflow.  
*TH0* is affected by *TR1* bit, and sets *TF1* flag on overflow.

**Timer/Counter Control Register (*TCON*)**

**Table 22: The *TCON* Register**