Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

19-5373; Rev 2; 2/12

Teridian Smart Grid Solutions

71M6533/G/H and 71M6534/H Energy Meter ICs

DATA SHEET

GENERAL DESCRIPTION

The Teridian™ 71M6533 and 71M6534 are third-generation polyphase metering systems-on-chips (SoCs) with a 10MHz 8051-compatible MPU core, low-power RTC, flash, and LCD driver. The Single Converter Technology® with a 22-bit delta-sigma ADC, seven analog inputs, digital temperature compensation, precision voltage reference, and a 32-bit computation engine (CE) supports a wide range of metering applications with very few external components.

The 71M6533 and 71M6534 add several new features to the Teridian flagship 71M6513 polyphase meters, including an SPI interface, advanced power management with < 1µA sleep current, 4KB shared RAM, and 128KB (71M6533/H, 71M6534), or 256KB (71M6533G, 71M6534H) flash, which can be programmed in the field with new code and/or data during meter operation. Higher processing and sampling rates and larger memory offer a powerful metering platform for commercial and industrial meters with up to class 0.2 accuracy.

A complete array of ICE and development tools, programming libraries and reference designs enable rapid development and certification of meters that meet all ANSI and IEC electricity metering standards worldwide.



Teridian is a trademark and Single Converter Technology is a registered trademark of Maxim Integrated Products, Inc.
MICROWIRE is a registered trademark of National Semiconductor Corp.

FEATURES

- Wh Accuracy < 0.1% Over 2000:1 Range
- Exceeds IEC 62053/ANSI C12.20 Standards
- Seven Sensor Inputs with Neutral Current Measurement
- Low-Jitter Wh and VARh Plus Two Additional Pulse Test Outputs (4 Total, 10kHz max) with Pulse Count
- Four-Quadrant Metering
- Phase Sequencing
- Line Frequency Count for RTC
- Digital Temperature Compensation
- Independent 32-Bit CE
- 46-64 Hz Line Frequency Range with Same Calibration; Phase Compensation (± 7°)
- Three Battery-Backup Modes with Wake-Up on Timer or Pushbutton:
  - Brownout Mode (82µA typ, 71M6533)
  - LCD Mode (21µA typ, DAC active)
  - Sleep Mode (0.7µA typ)
- Energy Display During Mains Power Failure
- 39mW (typ) Consumption at 3.3V, MPU Clock Frequency 614kHz
- 8-Bit MPU (80515), 10MHz (max), One Clock Cycle per Instruction with Integrated ICE for Debug
- LCD Driver with Four Common Segment Drivers:
  - Up to 228 Pixels (71M6533) or 300 Pixels (71M6534)
- Four Dedicated + 35 (71M6533) or 48 (71M6534) Multifunction DIO Pins
- RTC for TOU Functions with Clock-Rate Adjust Register
- Hardware Watchdog Timer, Power-Fail Monitor
- I^2C/MICROWIRE® EEPROM Interface
- High-Speed Slave SPI Interface to Data RAM
- Two UARTs for IR and AMR, IR Driver with Modulation
- Flash Memory with Security and In-System Program Update:
  - 128KB (71M6533/H, 71M6534)
  - 256KB (71M6533G, 71M6534H)
- 4KB RAM
- Industrial Temperature Range
- 100-Pin (71M6533/G/H) or 120-Pin (71M6534/H) Lead(Pb)-Free LQFP Package

Table of Contents

Figures

Tables



Figure 1: IC Functional Block Diagram

1 Hardware Description

1.1 Hardware Overview

The Teridian 71M6533 and 71M6534 single-chip energy meter integrate all primary functional blocks required to implement a solid-state electricity meter. Included on the chip are:

- An analog front end (AFE)
- An Independent digital computation engine (CE)
- An 8051-compatible microprocessor (MPU) which executes one instruction per clock cycle (80515)
- A voltage reference
- A temperature sensor
- LCD drivers
- RAM and Flash memory
- A real time clock (RTC)
- A variety of I/O pins

Various current sensor technologies are supported including Current Transformers (CT), Resistive Shunts and Rogowski coils.

In a typical application, the 32-bit compute engine (CE) of the 71M6533/71M6534 sequentially processes the samples from the voltage inputs on analog input pins and performs calculations to measure active energy (Wh) and reactive energy (VARh), as well as A^2h, and V^2h for four-quadrant metering. These measurements are then accessed by the MPU, processed further and output using the peripheral devices available to the MPU.

In addition to advanced measurement functions, the real time clock function allows the 71M6533/71M6534 to record time of use (TOU) metering information for multi-rate applications and to time-stamp tamper events. Measurements can be displayed on 3.3 V LCDs commonly used in low-temperature environments. Flexible mapping of LCD display segments facilitate integration of existing custom LCDs. Design trade-offs between the number of LCD segments and DIO pins can be implemented in software to accommodate various requirements.

In addition to the temperature-trimmed ultra-precision voltage reference, the on-chip digital temperature compensation mechanism includes a temperature sensor and associated controls for correction of unwanted temperature effects on measurement and RTC accuracy, e.g. to meet the requirements of ANSI and IEC standards. Temperature dependent external components such as a crystal oscillator, current transformers (CTs) and their corresponding signal conditioning circuits can be characterized and their correction factors can be programmed to produce electricity meters with exceptional accuracy over the industrial temperature range.

One of the two internal UARTs is adapted to support an Infrared LED with internal drive and sense configuration and can also function as a standard UART. The optical output can be modulated at 38 kHz. This flexibility makes it possible to implement AMR meters with an IR interface. A block diagram of the IC is shown in Figure 1.

1.2 Analog Front End (AFE)

The AFE of the 71M6533/71M6534 consists of an input multiplexer, a delta-sigma A/D converter and a voltage reference.

1.2.1 Signal Input Pins

All analog signal input pins are sensitive to voltage. The VA, VB, and VC pins are single-ended. Pins IAP/IAN, IBP/IBN, ICP/ICN, and IDP/IDN can be programmed individually to be differential or single-ended. The differential signal is applied between the InP and InN input pins. Single-ended signals are applied to the InP input while the common signal, return, is the V3P3A pin. When using the differential mode, inputs can be chopped, i.e., a connection from V3P3A to InP or InN alternates in each multiplexer cycle.

1.2.2 Input Multiplexer

The input multiplexer applies the input signals from the pins IAP/IAN, VA, IBP/IBN, VB, ICP/ICN, VC, and IDP/IDN to the input of the ADC. Additionally, using the alternate multiplexer selection, it has the ability to select temperature and the battery voltage. One input is applied per time slot.

The multiplexer can implement from one to 10 time slots (states) per frame as controlled by the I/O RAM field *MUX_DIV[3:0]*. The multiplexer always starts at state 1 and proceeds until as many states as defined by *MUX_DIV[3:0]* have been converted.

The multiplexer can be operated in two modes:

- During a normal multiplexer cycle (*MUX_ALT* = 0), the signals selected in the I/O RAM *SLOTn_SEL[3:0]* fields are processed. These are typically the signals from the IA, IB, IC, ID and VA, VB, and VC pins.
- During the alternate multiplexer cycle (*MUX_ALT* = 1), the signals selected in the *SLOTn_SEL[3:0]* fields are processed. These signals typically comprise the temperature signal (TEMP), the battery monitor (VBAT) and some of the voltage signals such as VA, VB, and VC. To prevent unnecessary drainage on the battery, the battery monitor is enabled only with the *BME* bit (*IO RAM 0x2020[6]*).

The alternate multiplexer cycles are usually performed infrequently (every second or so) by the MPU. In order to prevent disruption of the voltage tracking mechanism and voltage allpass networks of the CE, VA, VB, and VC are not replaced in the alternate cycles.

The current inputs can be configured to be used in differential mode, using the pin pairs IAP/IAN, IBP/IBN, ICP/ICN, and IDP/IDN. The fourth current input is available to support measurement of a fourth or neutral phase.

In a typical application, IAP/IAN, IBP/IBN, ICP/ICN, and IDP/IDN are connected to current transformers that sense the current on each phase of the line voltage. VA, VB, and VC are typically connected to the phase voltages via resistor dividers.

Multiplexer advance, FIR initiation and VREF chopping are controlled by the internal MUX_CTRL signal. Additionally, MUX_CTRL launches each pass through the CE program. Conceptually, MUX_CTRL is clocked by CK32, the 32768Hz clock from the PLL block. The behavior of MUX_CTRL is governed by *MUX_ALT*, *EQU[2:0]*, *CHOP_E[1:0]*, and *MUX_DIV[3:0]*.

The *MUX_ALT* bit requests an alternative multiplexer frame. The bit may be asserted on any MPU cycle and may be subsequently deasserted on any cycle including the next one. A rising edge on MUX_ALT will cause MUX_CTRL to wait until the next multiplexer frame and implement a single alternate multiplexer frame.

The inputs converted during normal and alternate frames are selectable using the pointers to signals. *SLOTn_SEL[3:0]* selects the input signal for the nth state in a standard multiplexer frame, while *SLOTn_ALTSEL[3:0]* selects the input for the nth state in an alternate multiplexer frame. For example, if *SLOT0_SEL[3:0]* contains 0 and *SLOT1_SEL[3:0]* contains 1, signal selection 0, equivalent to IA (see Table 1), will be applied for the first time slot, while signal 1, equivalent to VA, will be applied for the second time slot. See Table 1 for a typical assignment of values for the *SLOTn_SEL[3:0]* and *SLOTn_ALTSEL[3:0]* registers assuming seven time slots (*MUX_DIV[3:0]* = 7) for the processing of three voltage and current phases plus an additional neutral current.

The correlation between signal numbers, CE memory addresses, and analog signals is given in Table 3.

For the processing of three voltage and current phases in a typical polyphase meter without neutral measurement, *MUX_DIV[3:0]* is set to 6, and *SLOT6_SEL[3:0]* as well as *SLOT6_ALTSEL[3:0]* would be empty.

Table 1: Signals Selected for the ADC with *SLOTn_SEL* and *SLOTn_ALTSEL* (*MUX_DIV[3:0]* = 7)

Time Slot	Regular Slot			Alternate Slot		
	Register	Typical Selections		Register	Typical Selections	
		Signal Number	Signal for ADC		Signal Number	Signal for ADC
0	*SLOT0_SEL[3:0]*	0	IA	*SLOT0_ALTSEL[3:0]*	A	**TEMP**
1	*SLOT1_SEL[3:0]*	1	VA	*SLOT1_ALTSEL[3:0]*	1	VA
2	*SLOT2_SEL[3:0]*	2	IB	*SLOT2_ALTSEL[3:0]*	B	**VBAT**
3	*SLOT3_SEL[3:0]*	3	VB	*SLOT3_ALTSEL[3:0]*	3	VB
4	*SLOT4_SEL[3:0]*	4	IC	*SLOT4_ALTSEL[3:0]*	4	IC
5	*SLOT5_SEL[3:0]*	5	VC	*SLOT5_ALTSEL[3:0]*	5	VC
6	*SLOT6_SEL[3:0]*	6	ID	*SLOT6_ALTSEL[3:0]*	6	ID
	SLOT7_SEL[3:0]	–	–	*SLOT7_ALTSEL[3:0]*		
	SLOT8_SEL[3:0]	–	–	*SLOT8_ALTSEL[3:0]*		
	SLOT9_SEL[3:0]	–	–	*SLOT9_ALTSEL[3:0]*		

The duration of each multiplexer state depends on the number of ADC samples processed by the FIR, which is set by *FIR_LEN[1:0]*. Each multiplexer state will start on the rising edge of CK32. FIR conversions require 1, 2, or 3 CK32 cycles. The number of CK32 cycles is determined by *FIR_LEN[1:0]*.

1.2.3 A/D Converter (ADC)

A single delta-sigma A/D converter digitizes the voltage and current inputs to the 71M6533/71M6534. The resolution of the ADC is programmable using the I/O RAM bits *M40MHZ* and *M26MHZ* (see Table 2). The CE code must be tailored for use with the selected ADC resolution.

Table 2: ADC Resolution

Setting for [*M40MHZ, M26MHZ*]	*FIR_LEN[1:0]*	FIR CE Cycles	Resolution
[00], [10] or [11]	0	138	18 bits
	1	288	21 bits
	2	384	22 bits
[01]	0	186	19 bits
	1	384	22 bits
	2	588	24 bits

Initiation of each ADC conversion is controlled by MUX_CTRL as described in Section 1.1.1. At the end of each ADC conversion, the FIR filter output data is stored into the CE RAM location determined by the MUX selection.

1.2.4 FIR Filter

The finite impulse response filter is an integral part of the ADC and it is optimized for use with the multiplexer. The purpose of the FIR filter is to decimate the ADC output to the desired resolution. At the end of each ADC conversion, the output data is stored into the fixed CE RAM location determined by the multiplexer selection as shown in Table 3. FIR data is stored LSB justified, but shifted left by eight bits.

Table 3: ADC RAM Locations

Signal Number	Address (HEX)	Name	Signal Number	Address (HEX)	Name
0	0x00	IA	5	0x05	VC
1	0x01	VA	6	0x06	ID
2	0x02	IB	0x0A	0x0A	TEMP
3	0x03	VB	0x0B	0x0B	VBAT
4	0x04	IC			

1.2.5 Voltage References

The device includes an on-chip precision bandgap voltage reference that incorporates auto-zero techniques. The reference is trimmed in production to minimize errors caused by component mismatch and drift. The result is a voltage output with a predictable temperature coefficient.

The amplifier within the reference is chopper stabilized, i.e. the polarity can be switched by the MPU using *CHOP_E[1:0]* (*I/O RAM 0x2002[5:4]*). The *CHOP_E[1:0]* field enables the MPU to operate the chopper circuit in regular or inverted operation, or in toggling mode. When the chopper circuit is toggled in between multiplexer cycles, DC offsets on the measured signals will automatically be averaged out.

The general topology of a chopped amplifier is shown in Figure 2.



Figure 2: General Topology of a Chopped Amplifier

It is assumed that an offset voltage Voff appears at the positive amplifier input. With all switches, as controlled by CROSS, in the A position, the output voltage is:

Voutp – Voutn = G (Vinp + Voff – Vinn) = G (Vinp – Vinn) + G Voff

With all switches set to the B position by applying the inverted CROSS signal, the output voltage is:

Voutn – Voutp = G (Vinn – Vinp + Voff) = G (Vinn – Vinp) + G Voff, or

Voutp – Voutn = G (Vinp – Vinn) - G Voff

Thus, when CROSS is toggled, e.g. after each multiplexer cycle, the offset will alternately appear on the output as positive and negative, which results in the offset effectively being eliminated, regardless of its polarity or magnitude.

When CROSS is high, the connection of the amplifier input devices is reversed. This preserves the overall polarity of that amplifier gain; it inverts its input offset. By alternately reversing the connection, the amplifier's offset is averaged to zero. This removes the most significant long-term drift mechanism in the voltage reference. The *CHOP_E[1:0]* field controls the behavior of CROSS. The CROSS signal will reverse the amplifier connection in the voltage reference in order to negate the effects of its offset. On the first CK32 rising edge after the last multiplexer state of its sequence, the multiplexer will wait one additional CK32 cycle before beginning a new frame. At the beginning of this cycle, the value of CROSS will be updated according to the *CHOP_E[1:0]* field. The extra CK32 cycle allows time for the chopped VREF to settle. During this cycle, MUXSYNC is held high. The leading edge of MUXSYNC initiates a pass through the CE program sequence. The beginning of the sequence is the serial readout of the four RTM words.

CHOP_E[1:0] has four states: positive, reverse, and two toggle states. In the positive state, *CHOP_E[1:0]* = 01, CROSS and CHOP_CLK are held low. In the reverse state, *CHOP_E[1:0]* = 10, CROSS and CHOP_CLK are held high. In the first toggle state, *CHOP_E [1:0]* = 00, CROSS is automatically toggled near the end of each multiplexer frame and an ALT frame is forced during the last multiplexer frame in each SUM cycle. It is desirable that CROSS take on alternate values during each ALT frame. For this reason, if *CHOP_E[1:0]* = 00, CROSS will not toggle at the end of the multiplexer frame immediately preceding the ALT frame in each accumulation interval.



Figure 3: CROSS Signal with *CHOP_E[1:0]* = 00

Figure 3 shows CROSS over two accumulation intervals when *CHOP_E[1:0]* = 00. At the end of the first interval, CROSS is low, at the end of the second interval, CROSS is high. The offset error for the two temperature measurements taken during the ALT multiplexer frames will be averaged to zero. Note that the number of multiplexer frames in an accumulation interval is always even. Operation with *CHOP_E[1:0]* = 00 does not require control of the chopping mechanism by the MPU while eliminating the offset for temperature measurement.

In the second toggle state, *CHOP_E[1:0]* = 11, no ALT frame is forced during the last multiplexer cycle in an accumulation interval, and CROSS always toggles near the end of each multiplexer frame.

The internal bias voltage, VBIAS (typically 1.6 V), is used by the ADC as a reference when measuring the temperature and battery monitor signals.

1.2.6 Temperature Sensor

The 71M6533 and 71M6534 include an on-chip temperature sensor implemented as a bandgap reference. It is used to determine the die temperature. The MPU may request an alternate multiplexer cycle containing the temperature sensor output by asserting *MUX_ALT*.

The primary use of the temperature data is to determine the magnitude of compensation required to offset the thermal drift in the system (see Section 3.5 Temperature Compensation).

1.2.7 Battery Monitor

The battery voltage is measured by the ADC during alternative multiplexer frames if the *BME* (Battery Measure Enable) bit in the I/O RAM is set. While *BME* is set, an on-chip 45 kΩ load resistor is applied to the battery and a scaled fraction of the battery voltage is applied to the ADC input. After each alternative MUX frame, the result of the ADC conversion is available at XRAM address 0x0B. *BME* is ignored and assumed zero when system power is not available (V1 < VBIAS). See Section 6.4.5 for details regarding the ADC LSB size and the conversion accuracy.

1.2.8 AFE Functional Description

The AFE functions as a data acquisition system, controlled by the MPU. The main signals (IA, VA, IB, VB, etc.) are sampled and the ADC counts obtained are stored in XRAM where they can be accessed by the CE and, if necessary, by the MPU. Alternate multiplexer cycles are initiated less frequently by the MPU to gather access to the slow temperature and battery signals.

Figure 4 shows the block diagram of the AFE.



Figure 4: AFE Block Diagram

1.3 Digital Computation Engine (CE)

The CE, a dedicated 32-bit signal processor, performs the precision computations necessary to accurately measure energy. The CE calculations and processes include:

- Multiplication of each current sample with its associated voltage sample to obtain the energy per sample (when multiplied with the constant sample time).
- Frequency-insensitive delay cancellation on all six channels (to compensate for the delay between samples caused by the multiplexing scheme).
- 90° phase shifter (for VAR calculations).
- Pulse generation.
- Monitoring of the input signal frequency (for frequency and phase information).
- Monitoring of the input signal amplitude (for sag detection).
- Scaling of the processed samples based on calibration coefficients. Scaling of all samples based on temperature compensation information.

The CE program resides in flash memory. Common access to flash memory by the CE and MPU is controlled by a memory share circuit. Each CE instruction word is two bytes long. Allocated flash space for the CE program cannot exceed 4096 16-bit words (8 KB). The CE program counter begins a pass through the CE code each time multiplexer state 0 begins. The code pass ends when a HALT instruction is executed. For proper operation, the code pass must be completed before the multiplexer cycle ends (see Section 2.2 System Timing Summary).

The CE program must begin on a 1-KB boundary of the flash address. The I/O RAM register *CE_LCTN[7:0]* defines which 1-KB boundary contains the CE code. Thus, the first CE instruction is located at 1024**CE_LCTN[7:0]*.

The CE can access up to 4 KB of data RAM (XRAM), or 1024 32-bit data words, starting at RAM address 0x0000.

The XRAM can be accessed by the FIR filter block, the RTM circuit, the CE, and the MPU. Assigned time slots are reserved for FIR and MPU, respectively, to prevent bus contention for XRAM data access.

The MPU can read and write the XRAM shared between the CE and MPU as the primary means of data communication between the two processors.

Table 4 shows the CE addresses in XRAM allocated to analog inputs from the AFE.

Table 4: XRAM Locations for ADC Results

Address (HEX)	Name	Description
0x00	IA	Phase A current
0x01	VA	Phase A voltage
0x02	IB	Phase B current
0x03	VB	Phase B voltage
0x04	IC	Phase C current
0x05	VC	Phase C voltage
0x06	ID	Neutral current
0x07 – 0x09	–	Not used
0x0A	TEMP	Temperature
0x0B	VBAT	Battery Voltage

The CE is aided by support hardware to facilitate implementation of equations, pulse counters, and accumulators. This hardware is controlled through I/O RAM locations *EQU[2:0]* (equation assist), the *DIO_PV* and *DIO_PW* (pulse count assist) bits, and *PRE_SAMPS[1:0]* and *SUM_CYCLES[5:0]* (accumulation assist).

PRE_SAMPS[1:0] and *SUM_CYCLES[5:0]* support a dual-level accumulation scheme where the first accumulator accumulates results from *PRE_SAMPS[1:0]* samples and the second accumulator accumulates up to *SUM_CYCLES[5:0]* of the first accumulator results. The integration time for each energy output is *PRE_SAMPS[1:0]* * *SUM_CYCLES[5:0]* / 2520.6 (with *MUX_DIV[3:0]* = 6). CE hardware issues the XFER_BUSY interrupt when the accumulation is complete.

1.3.1 Meter Equations

The 71M6533 and 71M6534 provide hardware assistance to the CE in order to support various meter equations. This assistance is controlled through the I/O RAM field *EQU[2:0]* (equation assist). The Compute Engine (CE) firmware for industrial configurations can implement the equations listed in Table 5. *EQU[2:0]* specifies the equation to be used based on the meter configuration and on the number of phases used for metering.

Table 5: Inputs Selected in Regular and Alternate Multiplexer Cycles

EQU[2:0]	Description	Wh and VARh formula			Mux Sequence	ALT Mux Sequence
		Element 0	Element 1	Element 2		
0	1 element, 2 W, 1ϕ with neutral current sense	VA · IA	VA · IB	N/A	Sequence is programmable with *SLOTn_SEL[3:0]*	Sequence is programmable with *SLOTn_ALTSEL[3:0]*
1	1 element, 3 W, 1ϕ	VA(IA-IB)/2	N/A	N/A		
2	2 element, 3 W, 3ϕ Delta	VA · IA	VB · IB	N/A		
3	2 element, 4 W, 3ϕ Delta	VA(IA-IB)/2	N/A	VC ·IC		
4	2 element, 4 W, 3ϕ Wye	VA(IA-IB)/2	VB(IC-IB)/2	N/A		
5	3 element, 4 W, 3ϕ Wye	VA · IA	VB · IB	VC · IC		

Not all CE codes support all equations.

1.3.2 Real-Time Monitor

The CE contains a Real-Time Monitor (RTM), which can be programmed to monitor four selectable XRAM locations at full sample rate. The four monitored locations are serially output to the TMUXOUT pin via the digital output multiplexer at the beginning of each CE code pass. The RTM can be enabled and disabled with the *RTM_E* bit. The RTM output is clocked by CKTEST (pin SEG19/CKTEST), with the clock output enabled by setting *CKOUT_E* = 1. Each RTM word is clocked out in 35 cycles and contains a leading flag bit. See Figure 20 for the RTM output format. RTM is low when not in use.

1.3.3 Pulse Generators

The 71M6533 and 71M6534 provide four pulse generators, RPULSE, WPULSE, XPULSE and YPULSE, as well as hardware support for the RPULSE and WPULSE pulse generators. The pulse generators can be used to output CE status indicators, SAG for example, to DIO pins.

The polarity of the pulses may be inverted with *PLS_INV* bit. When this bit is set, the pulses are active high, rather than the more usual active low. *PLS_INV* inverts all the pulse outputs.

XPULSE and YPULSE

Pulses generated by the CE may be exported to the XPULSE and YPULSE pulse outputs. Pins DIO8 and DIO9 are used for these pulses. Generally, the XPULSE and YPULSE outputs are updated once on each pass of the CE code, resulting in a pulse frequency up to a maximum of 1260Hz (assuming a MUX frame is 13 CK32 cycles).

Standard CE code permits the selection of either an energy indication or signaling of a sag event for the YPULSE output. This method is faster than checking the sag bits by the MPU at every CE_BUSY interrupt. See Section 5.3 CE Interface Description for details.

RPULSE and WPULSE

During each CE code pass, the hardware stores exported WPULSE and RPULSE sign bits in an 8-bit FIFO and outputs them at a specified interval. This permits the CE code to calculate the RPULSE and WPULSE outputs at the beginning of its code pass and to rely on hardware to spread them over the MUX frame. The FIFO is reset at the beginning of each MUX frame. The *PLS_INTERVAL* register controls the delay to the first pulse update and the interval between subsequent updates. The LSB of this register is equivalent to 4 CK_FIR cycles. If zero, the FIFO is deactivated and the pulse outputs are updated immediately. Thus, NINTERVAL is *4 * PLS_INTERVAL.*

Since the FIFO resets at the beginning of each MUX frame, the user must specify *PLS_INTERVAL* so that all of the pulse updates are output before the MUX frame completes. For instance, if the CE code outputs 6 updates per MUX interval, and if the MUX interval is 1950 cycles long, the ideal value for the interval is 1950/6/4 = 81.25. If *PLS_INTERVAL* = 82, the fifth output will occur too late and be lost. In this case, the proper value for *PLS_INTERVAL* is 81.

Hardware also provides a maximum pulse width feature. The *PLS_MAXWIDTH* register selects a maximum negative pulse width to be Nmax updates according to the formula: Nmax = (2 * *PLS_MAXWIDTH* + 1). If *PLS_MAXWIDTH* = 255, no width checking is performed.

The WPULSE and RPULSE pulse generator outputs are available on DIO6 and DIO7, respectively. They can also be output on OPT_TX (see *OPT_TXE[1:0]* for details).

1.3.4 Data RAM (XRAM)

The CE and MPU use a single general-purpose Data RAM (also referred to as XRAM). The Data RAM is 1024 32-bit words, shared between the CE and the MPU using a time-multiplex method. This reduces MPU wait states when accessing CE data. When the MPU and CE are clocking at maximum frequency (10 MHz), the DRAM will make up to four accesses during each 100 ns interval. These consist of two MPU accesses, one CE access and one SPI access.

The Data RAM is 32 bits wide and uses an external multiplexer so as to appear byte-wide to the MPU. The Data RAM hardware will convert an MPU byte write operation into a read-modify-write operation that requires two Data RAM accesses. The second access is guaranteed to be available because the MPU cannot access the XRAM on two consecutive instructions unless it is using the same address.

In addition to the reduction of wait states, this arrangement permits the MPU to easily use unneeded CE data memory. Likewise, the amount of memory the CE uses is not limited by the size of a dedicated CE data RAM.

1.3.5 CE Functional Overview

The ADC processes one sample per channel per multiplexer cycle. Figure 5 shows the timing of the samples taken during one multiplexer cycle (phases A, B, and C being processed). During an ALT multiplexer sequence, missing samples are filled in by the CE.

The number of samples processed during one accumulation cycle is controlled by *PRE_SAMPS[1:0]* (*I/O RAM 0x2001[7:6]*) and *SUM_CYCLES[5:0]* (*I/O RAM 0x2001[5:0]*). The integration time for each energy output is:

PRE_SAMPS[1:0] * *SUM_CYCLES[5:0]* / 2520.6, where 2520.6 is the sample rate in Hz

For example, *PRE_SAMPS[1:0]* = 42 and *SUM_CYCLES[5:0]* = 50 will establish 2100 samples per accumulation cycle. *PRE_SAMPS[1:0]* = 100 and *SUM_CYCLES[5:0]* = 21 will result in the exact same accumulation cycle of 2100 samples or 833 ms. After an accumulation cycle is completed, the XFER_BUSY interrupt signals to the MPU that accumulated data are available.



Figure 5: Samples from Multiplexer Cycle

The end of each multiplexer cycle is signaled to the MPU by the CE_BUSY interrupt. At the end of each multiplexer cycle, status information, such as sag data and the digitized input signal, is available to the MPU.



Figure 6: Accumulation Interval

Figure 6 shows the accumulation interval resulting from *PRE_SAMPS[1:0]* = 42 and *SUM_CYCLES[5:0]* = 50, consisting of 2100 samples of 397µs each, followed by the XFER_BUSY interrupt. The sampling in this example is applied to a 50 Hz signal.

There is no correlation between the line signal frequency and the choice of *PRE_SAMPS[1:0]* or *SUM_CYCLES[5:0]* (even though when *SUM_CYCLES[5:0]* = 42, one set of *SUM_CYCLES* happens to sample a period of 16.6 ms). Furthermore, sampling does not have to start when the line voltage crosses the zero line, and the length of the accumulation interval need not be an integer multiple of the signal cycles.

1.3.6 Delay Compensation

When measuring the energy of a phase (i.e., Wh and VARh) in a service, the voltage and current for that phase must be sampled at the same instant. Otherwise, the phase difference, Φ, introduces errors.

$$\phi = \frac{t_{delay}}{T} \cdot 360^o = t_{delay} \cdot f \cdot 360^o$$

Where *f* is the frequency of the input signal and t_{delay} is the sampling delay between voltage and current. In traditional meter ICs, sampling is accomplished by using two A/D converters per phase (one for voltage and the other one for current) controlled to sample simultaneously. Our Single Converter Technology, however, exploits the 32-bit signal processing capability of its CE to implement "constant delay" all-pass filters. These all-pass filters correct for the conversion time difference between the voltage and the corresponding current samples that are obtained with a single multiplexed A/D converter.
The "constant delay" all-pass filters provide a broad-band delay β that is precisely matched to the difference in sample time between the voltage and the current of a given phase. This digital filter does not affect the amplitude of the signal, but provides a precisely controlled phase response. The delay compensation implemented in the CE aligns the voltage samples with their corresponding current samples by routing the voltage samples through the all-pass filter, thus delaying the voltage samples by β, resulting in the residual phase error β – Φ. The residual phase error is negligible, and is typically less than ±1.5 millidegrees at 100Hz, thus it does not contribute to errors in the energy measurements.

1.4 80515 MPU Core

The 71M6533 and 71M6534 include an 80515 MPU (8-bit, 8051-compatible) that processes most instructions in one clock cycle. Using a 10 MHz clock results in a processing throughput of 10 MIPS. The 80515 architecture eliminates redundant bus states and implements parallel execution of fetch and execution phases. Normally, a machine cycle is aligned with a memory fetch, therefore, most of the 1-byte instructions are performed in a single machine cycle (MPU clock cycle). This leads to an 8x average performance improvement (in terms of MIPS) over the Intel® 8051 device running at the same clock frequency.

Table 6 shows the CKMPU frequency as a function of the allowed combinations of the MPU clock divider *MPU_DIV[2:0]* and the MCK divider bits *M40MHZ* and *M26MHZ*. Actual processor clocking speed can be adjusted to the total processing demand of the application (metering calculations, AMR management, memory management, LCD driver management and I/O management) using the I/O RAM field *MPU_DIV[2:0]* and the MCK divider bits *M40MHZ* and *M26MHZ*, as shown in Table 6.

Table 6: CKMPU Clock Frequencies

MPU_DIV [2:0]	[*M40MHZ, M26MHZ*] Values		
	[1,0]	**[0,1]**	**[0,0]**
000	9.8304 MHz	6.5536 MHz	4.9152 MHz
001	4.9152 MHz	3.2768 MHz	2.4576 MHz
010	2.4576MHz	1.6384 MHz	1.2288 MHz
011	1.2288 MHz	819.2 kHz	614.4 kHz
100	614.4 kHz	409.6 kHz	307.2 kHz
101	307.2 kHz	204.8 kHz	153.6 kHz
110	153.6 kHz	102.4 kHz	76.8 kHz
111	153.6 kHz	102.4 kHz	76.8 kHz

Typical measurement and metering functions based on the results provided by the internal 32-bit compute engine (CE) are available for the MPU as part of Maxim's Teridian standard library, which provides demonstration source code to help reduce the design cycle.

1.4.1 Memory Organization and Addressing

The 80515 MPU core incorporates the Harvard architecture with separate code and data spaces. Memory organization in the 80515 is similar to that of the industry standard 8051. There are four memory areas: Program memory (Flash, shared by MPU and CE), external RAM (Data RAM, shared by the CE and MPU, Configuration or I/O RAM) and internal data memory (Internal RAM). Table 7 shows the memory map.

Program Memory

The 80515 can address up to 64 KB of program memory space from 0x0000 to 0xFFFF. Program memory is read when the MPU fetches instructions or performs a MOVC operation. Access to program memory above 0x7FFF is controlled by the *FL_BANK[2:0]* SFR register (SFR 0xB6).

After reset, the MPU starts program execution from program memory location 0x0000. The lower part of the program memory includes reset and interrupt vectors. The interrupt vectors are spaced at 8-byte intervals, starting from 0x0003.

MPU External Data Memory (XRAM)

Both internal and external memory is physically located on the 71M6533/71M6534 device. The external memory referred to in this documentation is only external to the 80515 MPU core.

4 KB of RAM starting at address 0x0000 is shared by the CE and MPU. The CE normally uses the first 1 KB, leaving 3 KB for the MPU. Different versions of the CE code use varying amounts. Consult the documentation for the specific code version being used for the exact limit.

If the MPU overwrites the CE's working RAM, the CE's output may be corrupted. If the CE is disabled, the first 0x40 bytes of RAM are still unusable while *MUX_DIV[3:0]* ≠ 0 because the 71M6533/71M6534 ADC writes to these locations. Setting *MUX_DIV[3:0]* = 0 disables the ADC output, preventing the CE from writing the first 0x40 bytes of RAM.

The 80515 writes into external data memory when the MPU executes a MOVX @Ri,A or MOVX @DPTR,A instruction. The MPU reads external data memory by executing a MOVX A,@Ri or MOVX A,@DPTR instruction (SFR PDATA provides the upper 8 bytes for the MOVX A,@Ri instruction).

Internal and External Memory Map

Table 7 shows the address, type, use and size of the various memory components.

Only the memory ranges shown in Table 7 contain physical memory.

Table 7: Memory Map

Address (hex)	Memory Technology	Memory Type	Name	Typical Usage	Memory Size (bytes)
00000-1FFFF	Flash Memory	Non-volatile	Program memory	MPU Program and non-volatile data	128 KB
00000-3FFFF†	Flash Memory	Non-volatile	Program memory	MPU Program and non-volatile data	256 KB†
on 1K boundary	Flash Memory	Non-volatile	Program memory	CE program	8 KB max.
0000-0FFF	Static RAM	Volatile	External RAM (XRAM)	Shared by CE and MPU	4 KB
2000-20BF, 20C8-20FF	Static RAM	Volatile	Configuration RAM (I/O RAM)	Hardware control	256
20C0-20C7	Static RAM	Non-volatile (battery)	Configuration RAM (I/O RAM)	Battery-buffered memory	8
0000-00FF	Static RAM	Volatile	Internal RAM	Part of 80515 Core	256

† For the 71M6534 only.

MOVX Addressing

There are two types of instructions differing in whether they provide an 8-bit or 16-bit indirect address to the external data RAM.

In the first type, MOVX A,@Ri, the contents of R0 or R1 in the current register bank provide the eight lower-ordered bits of address. The eight high-ordered bits of the address are specified with the *PDATA* SFR. This method allows the user paged access (256 pages of 256 bytes each) to all ranges of the external data RAM.

In the second type of MOVX instruction, MOVX A,@DPTR, the data pointer generates a 16-bit address. This form is faster and more efficient when accessing very large data arrays (up to 64 KB), since no additional instructions are needed to set up the eight high ordered bits of the address.

It is possible to mix the two MOVX types. This provides the user with four separate data pointers, two with direct access and two with paged access, to the entire 64 KB of external memory range.

Dual Data Pointer

The Dual Data Pointer accelerates the block moves of data. The standard *DPTR* is a 16-bit register that is used to address external memory or peripherals. In the 80515 core, the standard data pointer is called *DPTR*, the second data pointer is called *DPTR1*. The data pointer select bit, located in the LSB of the *DPS* register (*DPS*[0]), chooses the active pointer. *DPTR* is selected when *DPS[0]* = 0 and *DPTR1* is selected when *DPS[0]* = 1.

The user switches between pointers by toggling the LSB of the *DPS* register. The values in the data pointers are not affected by the LSB of the *DPS* register. All *DPTR* related instructions use the currently selected *DPTR* for any activity.

The second data pointer may not be supported by certain compilers.

DPTR1 is useful for copy routines, where it can make the inner loop of the routine two instructions faster compared to the reloading of *DPTR* from registers. Any interrupt routine using *DPTR1* must save and restore *DPS*, *DPTR* and *DPTR1*, which increases stack usage and slows down interrupt latency.

By selecting the Evatronics R80515 core in the Keil compiler project settings and by using the compiler directive "MODC2", dual data pointers are enabled in certain library routines.

An alternative data pointer is available in the form of the *PDATA* register (SFR 0xBF, sometimes referred to as *USR2*). It defines the high byte of a 16-bit address when reading or writing XDATA with the instruction MOVX A,@Ri or MOVX @Ri,A.

Internal Data Memory Map and Access

The Internal data memory provides 256 bytes (0x00 to 0xFF) of data memory. The internal data memory address is always 1 byte wide. Table 8 shows the internal data memory map.

The Special Function Registers (SFR) occupy the upper 128 bytes. The SFR area of internal data memory is available only by direct addressing. Indirect addressing of this area accesses the upper 128 bytes of Internal RAM. The lower 128 bytes contain working registers and bit addressable memory. The lower 32 bytes form four banks of eight registers (R0-R7). Two bits on the program memory status word (*PSW*) select which bank is in use. The next 16 bytes form a block of bit addressable memory space at addresses 0x00-0x7F. All of the bytes in the lower 128 bytes are accessible through direct or indirect addressing.

Table 8: Internal Data Memory Map

Address Range		Direct Addressing	Indirect Addressing
0x80	0xFF	Special Function Registers (SFRs)	RAM
0x30	0x7F	Byte addressable area	
0x20	0x2F	Bit addressable area	
0x00	0x1F	Register banks R0…R7	

1.4.2 Special Function Registers (SFRs)

A map of the Special Function Registers is shown in Table 9.

Only a few addresses in the SFR memory space are occupied, the others are not implemented. A read access to unimplemented addresses will return undefined data, while a write access will have no effect. SFRs specific to the 71M6533/71M6534 are shown in **bold** print on a gray field. The registers at 0x80, 0x88, 0x90, etc., are bit addressable, all others are byte addressable. See the restrictions for the *INTBITS* register in Table 14.

Table 9: Special Function Register Map

Hex/ Bin	Bit Addressable	Byte Addressable							Bin/ Hex
	X000	X001	X010	X011	X100	X101	X110	X111	
F8	***INTBITS***								**FF**
F0	*B*								**F7**
E8	***IFLAGS***								**EF**
E0	*A*								**E7**

Hex/ Bin	Bit Addressable	Byte Addressable							Bin/ Hex
	X000	X001	X010	X011	X100	X101	X110	X111	
D8	*WDCON*								DF
D0	*PSW*								D7
C8	*T2CON*								CF
C0	*IRCON*								C7
B8	*IEN1*	*IP1*	*S0RELH*	*S1RELH*				*PDATA*	BF
B0	***P3***		***FLSHCTL***				***FL_BANK***	***PGADR***	B7
A8	*IEN0*	*IP0*	*S0RELL*						AF
A0	***P2***	***DIR2***	***DIR0***						A7
98	*S0CON*	*S0BUF*	*IEN2*	*S1CON*	*S1BUF*	*S1RELL*	***EEDATA***	***EECTRL***	9F
90	***P1***	***DIR1***	*DPS*		***ERASE***				97
88	*TCON*	*TMOD*	*TL0*	*TL1*	*TH0*	*TH1*	*CKCON*		8F
80	*P0*	*SP*	*DPL*	*DPH*	*DPL1*	*DPH1*		*PCON*	87

1.4.3 Generic 80515 Special Function Registers

Table 10 shows the location, description and reset or power-up value of the generic 80515 SFRs. Additional descriptions of the registers can be found at the page numbers listed in the table.

Table 10: Generic 80515 SFRs - Location and Reset Values

Name	Address (Hex)	Reset value (Hex)	Description	Page
P0	0x80	0xFF	Port 0	24
SP	0x81	0x07	Stack Pointer	24
DPL	0x82	0x00	Data Pointer Low 0	24
DPH	0x83	0x00	Data Pointer High 0	24
DPL1	0x84	0x00	Data Pointer Low 1	24
DPH1	0x85	0x00	Data Pointer High 1	24
PCON	0x87	0x00	UART Speed Control, Idle and Stop mode Control	28
TCON	0x88	0x00	Timer/Counter Control	32
TMOD	0x89	0x00	Timer Mode Control	29
TL0	0x8A	0x00	Timer 0, low byte	29
TL1	0x8B	0x00	Timer 1, high byte	29
TH0	0x8C	0x00	Timer 0, low byte	29
TH1	0x8D	0x00	Timer 1, high byte	29
CKCON	0x8E	0x01	Clock Control (Stretch=1)	24
P1	0x90	0xFF	Port 1	24
DPS	0x92	0x00	Data Pointer select Register	20
S0CON	0x98	0x00	Serial Port 0, Control Register	28
S0BUF	0x99	0x00	Serial Port 0, Data Buffer	26
IEN2	0x9A	0x00	Interrupt Enable Register 2	31
S1CON	0x9B	0x00	Serial Port 1, Control Register	28
S1BUF	0x9C	0x00	Serial Port 1, Data Buffer	26
S1RELL	0x9D	0x00	Serial Port 1, Reload Register, low byte	26
P2	0xA0	0xFF	Port 2	24

Name	Address (Hex)	Reset value (Hex)	Description	Page
IEN0	0xA8	0x00	Interrupt Enable Register 0	31
IP0	0xA9	0x00	Interrupt Priority Register 0	34
S0RELL	0xAA	0xD9	Serial Port 0, Reload Register, low byte	26
P3	0xB0	0xFF	Port 3	24
IEN1	0xB8	0x00	Interrupt Enable Register 1	31
IP1	0xB9	0x00	Interrupt Priority Register 1	34
S0RELH	0xBA	0x03	Serial Port 0, Reload Register, high byte	26
S1RELH	0xBB	0x03	Serial Port 1, Reload Register, high byte	26
PDATA	0xBF	0x00	High address byte for MOVX@Ri - also called *USR2*	20
IRCON	0xC0	0x00	Interrupt Request Control Register	32
T2CON	0xC8	0x00	Polarity for INT2 and INT3	32
PSW	0xD0	0x00	Program Status Word	23
WDCON	0xD8	0x00	Baud Rate Control Register (only WDCON[7] bit used)	26
A	0xE0	0x00	Accumulator	23
B	0xF0	0x00	B Register	23

Accumulator (*ACC, A, SFR 0xE0*):

ACC is the accumulator register. Most instructions use the accumulator to hold the operand. The mnemonics for accumulator-specific instructions refer to accumulator as *A*, not *ACC*.

***B* Register (*SFR 0xF0*):**

The *B* register is used during multiply and divide instructions. It can also be used as a scratch-pad register to hold temporary data.

Program Status Word (*PSW, SFR 0xD0*):

This register contains various flags and control bits for the selection of the register banks (see Table 11).

Table 11: *PSW* Bit Functions (SFR 0xD0)

<table>
<tr><th>PSW Bit</th><th>Symbol</th><th>Function</th></tr>
<tr><td>7</td><td>CV</td><td>Carry flag.</td></tr>
<tr><td>6</td><td>AC</td><td>Auxiliary Carry flag for BCD operations.</td></tr>
<tr><td>5</td><td>F0</td><td>General purpose Flag 0 available for user.
F0 is not to be confused with the F0 flag in the CESTATUS register.</td></tr>
<tr><td>4</td><td>RS1</td><td rowspan="2">Register bank select control bits. The contents of RS1 and RS0 select the working register bank:
<table>
<tr><th>RS1/RS0</th><th>Bank selected</th><th>Location</th></tr>
<tr><td>00</td><td>Bank 0</td><td>0x00 – 0x07</td></tr>
<tr><td>01</td><td>Bank 1</td><td>0x08 – 0x0F</td></tr>
<tr><td>10</td><td>Bank 2</td><td>0x10 – 0x17</td></tr>
<tr><td>11</td><td>Bank 3</td><td>0x18 – 0x1F</td></tr>
</table></td></tr>
<tr><td>3</td><td>RS0</td></tr>
<tr><td>2</td><td>OV</td><td>Overflow flag.</td></tr>
<tr><td>1</td><td>–</td><td>User defined flag.</td></tr>
<tr><td>0</td><td>P</td><td>Parity flag, affected by hardware to indicate odd or even number of one bits in the Accumulator, i.e. even parity.</td></tr>
</table>

Stack Pointer (*SP, SFR 0x81*):

The stack pointer is a 1-byte register initialized to 0x07 after reset. This register is incremented before PUSH and CALL instructions, causing the stack to begin at location 0x08.

Data Pointer:

The data pointers (*DPTR* and *DPRT1*) are 2 bytes wide. The lower part is *DPL(SFR 0x82)* and *DPL1 (SFR 0x84*) and the highest is *DPH (SFR 0x83)* and *DPH1 (SFR 0x85)*. The data pointers can be loaded as two registers (e.g. MOV DPL,#data8). They are generally used to access external code or data space (e.g. MOVC A,@A+DPTR or MOVX A,@DPTR respectively).

Program Counter:

The program counter (*PC*) is 2 bytes wide and initialized to 0x0000 after reset. The *PC* is incremented when fetching operation code or when operating on data from program memory.

Port Registers:

The I/O ports are controlled by Special Function Registers *P0*, *P1* and *P2,* as shown in Table 12. The contents of the SFR can be observed on corresponding pins on the chip. Writing a 1 to any of the ports causes the corresponding pin to be at high level (V3P3). Writing a 0 causes the corresponding pin to be held at a low level (GND). The data direction registers *DIR0*, *DIR1*, and *DIR2* define individual pins as input or output pins (see Section 1.5.7 Digital I/O for details).

Table 12: Port Registers

Register	SFR Address	R/W	Description
P0	0x80	R/W	Register for port 0 read and write operations.
DIR0	0xA2	R/W	Data direction register for port 0. Setting a bit to 1 means that the corresponding pin is an output.
P1	0x90	R/W	Register for port 1 read and write operations.
DIR1	0x91	R/W	Data direction register for port 1.
P2	0xA0	R/W	Register for port 2 read and write operations.
DIR2	0xA1	R/W	Data direction register for port 2.

All DIO ports on the chip are bi-directional. Each of them consists of a Latch (SFR *P0* to *P2*), an output driver and an input buffer, therefore the MPU can output or read data through any of these ports. Even if a DIO pin is configured as an output, the state of the pin can still be read by the MPU, for example when counting pulses issued via DIO pins that are under CE control.

The technique of reading the status of or generating interrupts based on DIO pins configured as outputs can be used to implement pulse counting.

Clock Stretching (*CKCON[2:0], SFR 0x8E*)

The *CKCON[2:0]* field defines the stretch memory cycles that are used for MOVX instructions when accessing external peripherals. The practical value of this field for the 71M6533/71M6534 is to guarantee access to XRAM between CE, MPU, and SPI. The default setting of *CKCON[2:0]* (001) should not be changed.

Table 13 shows how the signals of the External Memory Interface change when stretch values are set from 0 to 7. The widths of the signals are counted in MPU clock cycles. The post-reset state of the *CKCON[2:0]* register (001), which is shown in **bold** in the table, performs the MOVX instructions with a stretch value equal to 1.

Table 13: Stretch Memory Cycle Width

CKCON[2:0]	Stretch Value	Read Signal Width		Write Signal Width	
		memaddr	memrd	memaddr	memwr
000	0	1	1	2	1
001	**1**	**2**	**2**	**3**	**1**
010	2	3	3	4	2
011	3	4	4	5	3
100	4	5	5	6	4
101	5	6	6	7	5
110	6	7	7	8	6
111	7	8	8	9	7

1.4.4 71M6533/71M6534-Specific Special Function Registers

Table 14 shows the location and description of the 71M6533/71M6534-specific SFRs.

Table 14: 71M6533/71M6534 Specific SFRs

Register (Alternate Name)	SFR Address	Bit Field Name	R/W	Description
EEDATA	0x9E		R/W	I^2C EEPROM interface data register.
EECTRL	0x9F		R/W	I^2C EEPROM interface control register. See Section 1.5.10 EEPROM Interface for a description of the command and status bits available for *EECTRL*.
ERASE (FLSH_ERASE)	0x94		W	This register is used to initiate either the Flash Mass Erase cycle or the Flash Page Erase cycle. See the Flash Memory section for details.
FL_BANK[2:0]	0xB6[2:0]		R/W	Flash Bank Selection.
PGADDR (FLSH_PGADR)	0xB7		R/W	Flash Page Erase Address register. Contains the flash memory page address (page 0 through page 127) that will be erased during the Page Erase cycle (default = 0x00). Must be re-written for each new Page Erase cycle.
FLSHCRL	0xB2[0]	*FLSH_PWE*	R/W	Program Write Enable: 0: MOVX commands refer to XRAM Space, normal operation (default). 1: MOVX @DPTR,A moves A to Program Space (Flash) @ DPTR.
	0xB2[1]	*FLSH_MEEN*	W	Mass Erase Enable: 0: Mass Erase disabled (default). 1: Mass Erase enabled. Must be re-written for each new Mass Erase cycle.
	0xB2[4]	*WRPROT_CE**		Protects flash from address *CE_LCTN* *1024 to the end of memory from flash page erase.
	0xB2[5]	*WRPROT_BT**		Protects flash from address 0 to address *BOOT_SIZE**1024 from flash page erase.
	0xB2[6]	*SECURE*	R/W	Enables security provisions that prevent external reading of flash memory and CE program RAM. This bit is reset on chip reset and may only be set. Attempts to write zero are ignored.
	0xB2[7]	*PREBOOT*	R	Indicates that the preboot sequence is active.
	* The *WRPROT_CE* and *WRPROT_BT* bits can only be cleared when the *SECURE* bit is not set. When *SECURE* = 1, *WRPROT_CE* and *WRPROT_BT* can only be set to 1. A hardware reset is required to clear these bits if *SECURE* = 1.			