

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







Energy Meter ICs

General Description

The 71M6541DT/71M6541FT/71M6541GT/71M6542FT/71M6542GT (71M654xT) are 4th-generation single-phase metering systems-on-chips (SoCs) with a 5MHz, 8051-compatible MPU core, low-power RTC with digital temperature compensation, flash memory, and LCD driver. Our Single Converter Technology® with a 22-bit delta-sigma ADC, three or four analog inputs, digital temperature compensation, precision voltage reference, and a 32-bit computation engine (CE) support a wide range of metering applications with very few external components.

The 71M654xT devices support optional interfaces to the Maxim Integrated 71M6x01 series of isolated sensors offering BOM cost reduction, immunity to magnetic tamper, and enhanced reliability. Other features include an SPI interface, advanced power management, ultra-low-power operation in active and battery modes, 3KB/5KB shared RAM, and 32KB/64KB/128KB flash memory that can be programmed in the field with code and/or data during meter operation and the ability to drive up to six LCD segments per SEG driver pin. High processing and sampling rates combined with differential inputs offer a powerful platform for residential meters.

A complete array of code development tools, demonstration code, and reference designs enable rapid development and certification of meters that meet all ANSI and IEC electricity metering standards worldwide.

The 71M654xT family operates over the industrial temperature range and comes in 64-pin (71M6541DT/FT/GT) and 100-pin (71M6542FT/GT) lead(Pb)-free LQFP packages.

Applications

 Single-Phase Residential, Commercial, and Industrial Energy Meters

<u>Ordering Information</u> and <u>Typical Operating Circuit</u> appear at end of data sheet.

Single Converter Technology is a registered trademark of Maxim Integrated Products. Inc.

Benefits and Features

- SoC Integration and Unique Isolation Technique Reduces BOM Cost Without Sacrificing Performance
 - 0.1% Typical Accuracy Over 2000:1 Current Range
 - Exceeds IEC 62053/ANSI C12.20 Standards
 - · Four-Quadrant Metering
 - 46-64Hz Line Frequency Range with the Same Calibration
 - Phase Compensation (±10°)
 - Independent 32-Bit Compute Engine
 - 32KB Flash, 3KB RAM (71M6541DT)
 - 64KB Flash, 5KB RAM (71M6541FT/71M6542FT)
 - 128KB Flash, 5KB RAM (71M6541GT/71M6542GT)
 - · Built-In Flash Security
 - Up to Four Pulse Outputs with Pulse Count
 - 8-Bit MPU (80515), Up to 5 MIPS
 - Full-Speed MPU Clock in Brownout Mode
 - LCD Driver Allows Up to 6 Commons/Up to 56 Pins
 - Up to 51 Multifunction DIO Pins
 - Hardware Watchdog Timer (WDT)
 - · Two UARTs for IR and AMR
 - · IR LED Driver with Modulation
- Innovative Isolation Technology (Requires Companion 71M6xxx Sensor, also from Maxim Integrated) Eliminates Current Transformers
 - Two Current Sensor Inputs with Selectable Differential Mode
 - Selectable Gain of 1 or 8 for One Current Input to Support Shunts
 - High-Speed Wh/VARh Pulse Outputs with Programmable Width
- Digital Temperature Compensation Improves System Performance
 - Metrology Compensation
 - Accurate RTC for TOU Functions with Automatic Temperature Compensation for Crystal in All Power Modes
- Power Management Extends Battery Life During Power Outages
 - Three Battery-Backup Modes
 - Brownout Mode (BRN)
 - LCD Mode (LCD)
 - Sleep Mode (SLP)
- · Wake-Up on Pin Events and Wake-On Timer
 - 1µA in Sleep Mode



71M6541DT/71M6541FT/71M6541GT/ 71M6542FT/71M6542GT

TABLE OF CONTENTS

General Description	
Applications	
Benefits and Features	
Absolute Maximum Ratings	
Electrical Characteristics	
Recommended External Components	12
Pin Configurations	13
Pin Descriptions	
Block Diagram	
I/O Equivalent Circuits	19
Hardware Description	20
Analog Front-End (AFE)	
Signal Input Pins	
Input Multiplexer	
Delay Compensation	24
ADC Preamplifier	
Analog-to-Digital Converter (ADC)	
FIR Filter	
Voltage References	
Isolated Sensor Interface	
Digital Computation Engine (CE)	26
Meter Equations	
Real-Time Monitor	26
Pulse Generators	
XPULSE and YPULSE	
VPULSE and WPULSE	
80515 MPU Core	
Memory Organization and Addressing	
Program Memory	
MPU External Data Memory (XRAM)	
MOVX Addressing	
Dual Data Pointer	
Internal Data Memory Map and Access	
Special Function Registers	
Timers and Counters	
Interrupts	
Interrupt Overview	
External MPU Interrupts	

71M6541DT/71M6541FT/71M6541GT/ 71M6542FT/71M6542GT

TABLE OF CONTENTS (continued)	
On-Chip Resources	32
Flash Memory	32
MPU/CE RAM	
I/O RAM	
Crystal Oscillator	
PLL	
Real-Time Clock (RTC)	
RTC Trimming	
RTC Interrupts	34
Temperature Sensor	34
Battery Monitor	34
Digital I/O and LCD Segment Drivers	35
LCD Drivers	35
Square Wave Output	36
EEPROM Interface	36
Two-Pin EEPROM Interface	36
Three-Wire EEPROM Interface	36
UART	36
SPI Slave Port	37
SPI Safe Mode	37
SPI Flash Mode (SFM)	
Hardware Watchdog Timer	38
Test Ports	
Functional Description	40
Theory of Operation	40
Battery Modes	40
Brownout Mode	41
LCD Only Mode	41
Sleep Mode	41
Applications Information	42
Connecting 5V Devices	42
Direct Connection of Sensors	42
Using the 71M6541DT/FT/GT with Local Sensors	42
Using the 71M6541DT/FT/GT with Remote Sensors	42
Using the 71M6542FT/GT with Local Sensors	42
Using the 71M6542FT/GT with Remote Sensors	42
Metrology Temperature Compensation	42
Connecting I ² C FEPROMs	42

71M6541DT/71M6541FT/71M6541GT/ 71M6542FT/71M6542GT

www.maximintegrated.com

TABLE OF CONTENTS (continued)	
Connecting Three-Wire EEPROMs	42
UART0	48
Optical Interface	48
Reset	49
MPU Firmware Library	49
Reading the Info Page	65
Meter Calibration	66
Firmware Interface	66
Overview: Functional Order	66
I/O RAM Map: Details	66
CE Interface Description	66
CE Program	66
CE Data Format	66
Constants	67
Environment	67
CE Calculations	68
CE Input Data	68
CE Status and Control	68
Transfer Variables	68
Pulse Generation	68
CE Flow Diagrams	68
Ordering Information	75
Package Information	75
Typical Operating Circuit	76
Revision History	77

71M6541DT/71M6541FT/71M6541GT/ 71M6542FT/71M6542GT

LIST OF FIGURES	
Figure 1. I/O Equivalent Circuits	19
Figure 2. 71M6541DT/FT/GT Operating with Local Sensors	21
Figure 3. 71M6541DT/FT/GT Operating with Remote Sensor for Neutral Current	21
Figure 4. 71M6542FT/GT Operating with Local Sensors	22
Figure 5. 71M6542FT/GT Operating with Remote Sensor for Neutral Current	22
Figure 6. Multiplexer Sequence with MUX_DIV = 3	24
Figure 7. Multiplexer Sequence with MUX_DIV = 4	24
Figure 8. Typical LCD Waveforms	34
Figure 9. Optical Interface (UART1)	37
Figure 10. Waveforms Comparing Voltage, Current, Energy per Interval, and Accumulated Energy	40
Figure 11. Typical Voltage Sense Circuit Using Resistive Divider	43
Figure 12. Typical Current-Sense Circuit Using Current Transformer in a Single-Ended Configuration	43
Figure 13. Typical Current-Sense Circuit Using Current Transformer in a Differential Configuration	43
Figure 14. Typical Current-Sense Circuit Using Shunt in a Differential Configuration	43
Figure 15. 71M6541DT/FT/GT Typical Operating Circuit Using Locally Connected Sensors	44
Figure 16. 71M6541DT/FT/GT Typical Operating Circuit Using Remote Neutral Current Sensor	45
Figure 17. 71M6542FT/GT Typical Operating Circuit Using Local Sensors	46
Figure 18. 71M6542FT/GT Typical Operating Circuit Using Remote Neutral Current Sensor	47
Figure 19. Typical I ² C Operating Circuit	48
Figure 20. Typical UART Operating Circuit	48
Figure 21. Optical Interface Typical Operating Circuit	48
Figure 22. Typical Reset Circuits	49
Figure 23. Typical Emulator Connections	49
Figure 24. CE Data Flow—Multiplexer and ADC	73
Figure 25. CE Data Flow—Offset, Gain, and Phase Compensation	74
Figure 26. CE Data Flow—Squaring and Summation.	74

71M6541DT/71M6541FT/71M6541GT/ 71M6542FT/71M6542GT

LIST OF TABLES
Table 1. ADC Input Configuration
Table 2. Inputs Selected in Multiplexer Cycles
Table 3. CKMPU Clock Frequencies
Table 4. Memory Map
Table 5. Internal Data Memory Map
Table 6. Special Function Register Map
Table 7. Generic 80515 SFRs: Location and Reset Values
Table 8. Timers/Counters Mode Description
Table 9. External MPU Interrupts
Table 10. Flash Banks
Table 11. Test Ports
Table 12. I/O RAM Locations in Numerical Order
Table 13. I/O RAM Locations in Alphabetical Order
Table 14. Info Page Trim Fuses
Table 15. Power Equations
Table 16. CE Raw Data Access Locations
Table 17. CE Status Register
Table 18. CE Configuration Register
Table 19. Sag Threshold and Gain Adjustment Registers
Table 20. CE Transfer Registers
Table 21. CE Pulse Generation Parameters 71
Table 22. Other CE Parameters
Table 23. CE Calibration Parameters

Absolute Maximum Ratings

(All voltages referenced to GNDA.)	SEG and SEGDIO Pins
Supplies and Ground Pins	Configured as SEG or COM Drivers1mA to +1mA, -0.5V to +6.0V
V _{V3P3SYS} , V _{V3P3A} 0.5V to +4.6V	Configured as Digital Inputs10mA to +10mA, -0.5V to +6.0V
V _{BAT} , V _{BAT_RTC} 0.5V to +4.6V	Configured as Digital Outputs10mA to +10mA, -0.5V to
GNDD0.1V to +0.1V	$(V_{V3P3D} + 0.5V)$
Analog Output Pins	Digital Pins
V _{REF} 10mA to +10mA, -0.5V to (V _{V3P3A} + 0.5V)	Inputs (PB, RESET, RX, ICE_E, TEST)10mA to +10mA,
V _{DD} 10mA to +10mA, -0.5V to +3.0V	-0.5V to +6.0V
V _{V3P3D} 10mA to +10mA, -0.5V to +4.6V	Outputs (TX)10mA to +10mA, -0.5V to (V _{V3P3D} + 0.5V)
V _{LCD} 10mA to +10mA, -0.5V to +6.0V	Temperature
Analog Input Pins	Operating Junction Temperature (peak, 100ms)+140°C
IAP, IAN, VA, IBP, IBN, VB*10mA to +10mA, -0.5V to	Operating Junction Temperature (continuous)+125°C
$(V_{V3P3A} + 0.5V)$	Storage Temperature45°C to +140°C
XIN, XOUT10mA to +10mA, -0.5V to +3.0V	Lead Temperature (soldering, 10s)+300°C
	Soldering Temperature (reflow)+260°C

^{*71}M6542FT/GT only.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics

(Limits are production tested at T_A = +25°C. Limits over the operating temperature range and relevent supply voltage range are guaranteed by design and characterization.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS		
RECOMMENDED OPERATING CONDITIONS							
V _{V3P3SYS} and V _{V3P3A} Supply Voltage	Precision metering operation	3.0		3.6	V		
V	PLL_FAST = 1	2.65		3.8	V		
V _{BAT}	PLL_FAST = 0	2.40		3.8	V		
V _{BAT_RTC}		2.0		3.8	V		
Operating Temperature		-40		+85	°C		
INPUT LOGIC LEVELS							
Digital High-Level Input Voltage (V _{IH})		2			V		
Digital Low-Level Input Voltage (V _{IL})				0.8	V		
Input Pullup Current, (I _{IL}) E_ RTXT, E_RST, E_TCLK		10		100	μA		
Input Pullup Current, (I _{IL}) OPT_ RX, OPT_TX		10		100	μA		
Input Pullup Current, (I _{IL}) SPI_ CSZ (SEGDIO36)		10		100	μA		
Input Pullup Current, (I _{IL}) Other Digital Inputs		-1		+1	μA		
Input Pulldown Current (I _{IH}), ICE_E, RESET, TEST		10		100	μA		
Input Pulldown Current, (I _{IH}) Other Digital Inputs		-1		+1	μA		

Electrical Characteristics (continued)

(Limits are production tested at T_A = +25°C. Limits over the operating temperature range and relevent supply voltage range are guaranteed by design and characterization.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
OUTPUT LOGIC LEVELS	<u> </u>				
Digital High-Level Output	I _{LOAD} = 1mA	V _{V3P3D} - 0.4			V
Voltage (V _{OH})	I _{LOAD} = 15mA (Note 1)	V _{V3P3D} - 0.8			V
Digital Low-Level Output	I _{LOAD} = 1mA	0		0.4	V
Voltage (V _{OL})	I _{LOAD} = 15mA (Note 1)	0		0.8	V
BATTERY MONITOR Battery Voltage Equation: 3.3 +	- (BSENSE - BNOM3P3) x 0.0252 + STEMP x 2.79E-5 V				
	V _{BAT} = 2.0V	-3.5		+3.5	
Measurement Error	V _{BAT} = 2.5V	-3.5		+3.5	%
	V _{BAT} = 3.0V	-3.0		+3.0	70
	V _{BAT} = 3.8V	-3.0		+3.0	
Input Impedance		260			kΩ
Passivation Current	I _{BAT} (BCURR = 1) - I _{BAT} (BCURR = 0)	50	100	165	μA
TEMPERATURE MONITOR					
Temperature Measurement Equation		- 0.00 [(STEMP	22.15 + STEMP x 0.085 - 0.0023 x STEMP x [(STEMP _{T85P} -STEMP _{T22P}) /(T _{85P} - T _{22P}) - 12.857]		
	T _A = +85°C	-3.2		+3.2	
T	$T_A = 0$ °C to +70°C	-2.65		+2.65	0.0
Temperature Error (Note 1)	T _A = -20°C	-3.4		+3.4	°C
	T _A = -40°C	-3.8		+3.8	
V _{BAT_RTC} Charge per Measurement			2		μC
Duration of Temperature Measurement after TEMP_ START			22	40	ms
SUPPLY CURRENT	·				
	$V_{V3P3A} = V_{V3P3SYS} = 3.3V$; MPU_DIV = 3 (614kHz MPU clock); PLL_FAST = 1; PRE_E = 0		5.5	6.7	
V _{V3P3A} + V _{V3P3SYS} Supply	PLL_FAST = 0		2.6	3.5	mA
Current (Note 1)	PRE_E = 1		5.7	6.9	
	PLL_FAST = 0, PRE_E=1		2.6	3.6	1

Electrical Characteristics (continued)

(Limits are production tested at T_A = +25°C. Limits over the operating temperature range and relevent supply voltage range are guaranteed by design and characterization.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Dynamic Current			0.4	0.6	mA/MHz
	Mission mode	-300		+300	nA
	Brownout mode		2.4	3.2	mA
V Command	LCD mode (external V _{LCD})		0.4	108	nA
V _{BAT} Current	LCD mode (internal V _{LCD} from DAC)		3.0	16	μA
	LCD mode (V _{BAT})		1.4	3.8	μA
	Sleep mode	-300		+300	nA
	Brownout mode		400	650	nA
V/ Command	LCD mode		1.8	4.1	μA
V _{BAT_RTC} Current	Sleep mode, T _A ≤ 25°C		0.7	1.7	-
	Sleep mode, T _A = 85°C (Note 1)		1.5	3.2	μA
Flash Write Current	Maximum flash write rate		7.1	9.3	mA
V _{V3P3D} SWITCH		-			
On-Resistance	V _{V3P3SYS} to V _{V3P3D} , I _{V3P3D} ≤ 1mA			11	Ω
	V _{BAT} to V _{V3P3D} , I _{V3P3D} ≤ 1mA			11	
Гон		9			mA
INTERNAL POWER FAULT CO	DMPARATOR COMPARATOR	•			
Decrees Time	100mV overdrive, falling	20		200	
Response Time	100mV overdrive, rising			200	μs
Falling Threshold, 3.0V Comparator		2.83	2.93	3.03	V
Falling Threshold, 2.8V Comparator		2.71	2.81	2.91	V
Difference between 3.0V and 2.8V comparators		47	136	220	mV
Falling Threshold, 2.25V Comparator		2.14	2.33	2.51	V
Falling Threshold, 2.0V Comparator		1.90	2.07	2.23	V
Difference between 2.25V and 2.0V Comparators		0.15	0.25	0.365	V

Electrical Characteristics (continued)

(Limits are production tested at T_A = +25°C. Limits over the operating temperature range and relevent supply voltage range are guaranteed by design and characterization.)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
		3.0V comparator	13	45	81	mV
I brokene sie	T - 100°0	2.8V comparator	17	42	79	
Hysteresis	T _A = +22°C	2.25V comparator	7	33	71	
		2.0V comparator	4	28	83	
2.5V REGULATOR						
V _{V2P5} Output Voltage	$V_{V3P3} = 3.0V$	to 3.8V, I _{LOAD} = 0mA	2.55	2.65	2.75	V
V _{V2P5} Load Regulation	V _{BAT} = 3.3V, \	$V_{\rm V3P3}$ = 0V, $I_{\rm LOAD}$ = 0mA to 1mA			40	mV
Dropout Voltage	$I_{LOAD} = 5mA$				440	mV
Dropout Voltage	I _{LOAD} = 0mA				200	IIIV
PSSR	I _{LOAD} = 0mA			5		mV/V
CRYSTAL OSCILLATOR						
Maximum Output Power to Crystal					1	μW
Adjustment Range, XOUT Capacitance	RTCA_ADJ =	0x7F to 0x00		15		pF
PLL	1				,	
	Power-up			3		
	PLL_FAST transition, low to high			3		
PLL Settling Time	PLL_FAST transition, high to low			3		ms
	Mode transitio	n, sleep to mission		3		
LCD						
	V _{LCD} = 3.3V, LCD_CLK = 0b11, all segments on			8.1		
	$V_{LCD} = 3.3V, L$	V _{LCD} = 3.3V, LCD_CLK = 0b10, all segments on				
V _{LCD} Current	$V_{LCD} = 3.3V, a$	all segments off			2.1	μΑ
AFCD cauciii	V _{LCD} = 5.0V, I	LCD_CLK = 0b11, all segments on		12.0		μΑ
	V _{LCD} = 5.0V, I	LCD_CLK = 0b10, all segments on		4.6		
	V _{LCD} = 5.0V, a	all segments off			3.0	
V _{REF}						
V _{REF} Output Voltage	T _A = +22°C		1.193	1.195	1.197	V
V _{REF} Output Impedance	I _{LOAD} = -10μΑ	to +10µA			3.2	kΩ
V _{REF} Power Supply Sensitivity	V _{V3P3A} = 3.0\	′ to 3.6V	-1.5		+1.5	mV/V
		$V_{REFT} = V_{REF22} + (T-22)^{2} + (T-22)$			٧	
V _{REF} Temperature Sensitivity (Note 1)			TC ₁ = 151 - 2.77 x TRIMT		μV/°C	
			TC ₂ =	-0.528 - 0.0 TRIMT	0128 x	μV/°C²
V _{REF} Error (Note 1)			-40		+40	ppm/°C

Electrical Characteristics (continued)

(Limits are production tested at T_A = +25°C. Limits over the operating temperature range and relevent supply voltage range are guaranteed by design and characterization.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
ADC			1		
Recommended Input Range (All Analog Inputs Relative to V _{V3P3A})		-250		+250	mV Peak
Recommended Input Range, IADC0–IADC1, Preamp Enabled		-31.25		+31.25	mV Peak
Input Impedance	f _{IN} = 65Hz	40		100	kΩ
ADC Gain Error vs. Power Supply	V _{IN} = 200mV peak, 65Hz, V _{V3P3A} = 3.0V to 3.6V	-30		+70	ppm/%
Input Offset Voltage	Differential or single-ended modes	-10		+10	mV
THD	250mV peak, 65Hz, 64k points, Blackman-Harris window, FIR_LEN = 2, ADC_DIV = 1, PLL_FAST = 1, MUX_DIV = 2		-93		40
	20mV peak, 65Hz, 64k points, Blackman-Harris window, FIR_LEN = 2, ADC_DIV = 1, PLL_FAST = 1, MUX_DIV = 2		-90		dB
LSB Size	FIR_LEN = 2, ADC_DIV = 1, PLL_FAST = 1, MUX_ DIV = 2		151		nV
Digital Full Scale	FIR_LEN = 2, ADC_DIV = 1, PLL_FAST = 1, MUX_ DIV = 2		±2,097,152		LSB
PREAMPLIFIER					
Differential Gain		7.88	7.98	8.08	V/V
Gain Variation vs. Temperature	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C \text{ (Note 1)}$	+15	-25	-30	ppm/°C
Gain Variation vs. V3P3	V _{V3P3} = 2.97V to 3.63V (Note 1)	-100		+100	ppm/%
Phase Shift	(Note 1)	+10		+22	m°
Preamp Input Current		3	6	9	μA
THD, Preamp + ADC	V _{IN} = 30mV		-88		- dB
THD, Flealip 1 ADC	V _{IN} = 15mV		-88		UD.
	$IADC0 = IADC1 = V_{V3P3} + 30mV$		-0.63		
Preamp Input Offset Voltage	$IADC0 = IADC1 = V_{V3P3} + 15mV$		-0.57		
	IADC0 = IADC1 = V _{V3P3}		-0.56		mV
	$IADC0 = IADC1 = V_{V3P3} - 15mV$		-0.56		
	IADC0 = IADC1 = V _{V3P3} - 30mV		-0.55		
Phase Shift Over Temperature	(Note 1)	-0.03		+0.03	m°/C

Electrical Characteristics (continued)

(Limits are production tested at T_A = +25°C. Limits over the operating temperature range and relevent supply voltage range are guaranteed by design and characterization.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
FLASH MEMORY					
Endurance		20,000			Cycles
Data Retention	T _A = +25°C	100			Years
Byte Writes Between Erase Operations				2	Cycles
Write Time, per byte	Per 2 bytes if using SPI			50	μs
Page Erase Time				22	ms
Mass Erase Time				22	ms
SPI					•
Data-to-Clock Setup Time		10			ns
Data Hold Time From Clock		10			ns
Output Delay, Clock to Data				40	ns
CS-to-Clock Setup Time		10			ns
Hold Time, CS to Clock		15		-	ns
Clock High Period		40			ns
Clock Low Period		40			ns
Clock Frequency (as a multiple of CPU frequency)				2.0	MHz/MHz
Space between SPI Transactions		4.5			CPU Cycles
EEPROM INTERFACE		•			
12C SCI Fraguency	MPU clock = 4.9MHz, using interrupts		310		kHz
I ² C SCL Frequency	MPU clock = 4.9MHz, bit-banging DIO2-DIO3		100		KUZ
2 Wire Write Cleak Fraguency	MPU clock = 4.9MHz, PLL_FAST = 0		160		Id I=
3-Wire Write Clock Frequency	MPU clock = 4.9MHz, PLL_FAST = 1		490		kHz
RESET		•			
Reset Pulse Width	(Note 1)	5			μs
Reset Pulse Fall Time	(Note 1)			1	μs
INTERNAL CALENDAR					
Year Date Range		2000		2255	Years
			_		


Recommended External Components

NAME	FROM	то	FUNCTION	VALUE	UNITS
C1	V _{V3P3A}	GNDA	Bypass capacitor for 3.3V supply	≥ 0.1 ±20%	μF
C2	V _{V3P3D}	GNDD	Bypass capacitor for 3.3V output	0.1 ±20%	μF
CSYS	V _{V3P3SYS}	GNDD	Bypass capacitor for V _{V3P3SYS}	≥ 1.0 ±30%	μF
CVDD	V_{DD}	GNDD	Bypass capacitor for V _{DD}	0.1 ±20%	μF
CVLCD	V _{LCD}	GNDD	Bypass capacitor for V _{LCD} pin	≥ 0.1 ±20%	μF
XTAL	XIN	XOUT	32.768 kHz crystal; electrically similar to ECS .327-12.5-17X, Vishay XT26T or Suntsu SCP6–32.768kHz TR (load capacitance 12.5pF)	32.768	kHz
CXS (Note 2)	XIN	GNDA	Load capacitor values for crystal depend on crystal specifications and board parasitics. Nominal	22 ±10%	pF
CXL (Note 2)	XOUT	GNDA	values are based on 3pF allowance for the sum of board and chip capacitance.	22 ±10%	pF


Note 1: Parameter not tested in production, guaranteed by design to six-sigma.

Note 2: If the capacitor values of CXS = 15pF and CXL = 10pF have already been installed, then changing the CXL value to 33pF and leaving CXS = 15pF would minimize rework.

Pin Configurations



Pin Configurations (continued)



Pin Descriptions

PIN						
64	100	NAME	TYPE	CIRCUIT	FUNCTION	
POWER	R AND GR	OUND PINS		I		
50	72, 80	GNDA	Р	_	Analog Ground. This pin should be connected directly to the ground plane.	
42	62	GNDD	Р	_	Digital Ground. This pin should be connected directly to the ground plane.	
53	85	V _{V3P3A}	Р	_	Analog Power Supply. A 3.3V power supply should be connected to the pin. V _{V3P3A} must be the same voltage as V _{V3P3SYS} .	
45	69	V _{V3P3SYS}	Р	_	System 3.3V supply. This pin should be connected to a 3.3V power supply.	
41	61	V _{V3P3D}	0	13	Auxiliary Voltage Output of the Chip. In mission mode, this pin is connected to $V_{V3P3SYS}$ by the internal selection switch. In BRN mode, it is internally connected to V_{BAT} . V_{V3P3D} is floating in LCD and sleep mode. A 0.1 μ F bypass capacitor to ground must be connected to this pin.	
40	60	V _{DD}	0	_	Output of the 2.5V Regulator. This pin is powered in MSN and BRN modes. A 0.1µF bypass capacitor to ground should be connected to this pin.	
57	89	V _{LCD}	0	_	Output of the LCD DAC. A 0.1µF bypass capacitor to ground should be connected to this pin.	
46	70	V_{BAT}	Р	12	Battery Backup Pin to Support the Battery Modes (BRN, LCD). A battery or super capacitor is to be connected between V _{BAT} and GNDD. If no battery is used, connect V _{BAT} to V _{V3P3SYS} .	
47	71	V _{BAT_RTC}	Р	12	RTC and Oscillator Power Supply. A battery or super capacitor is to be connected between V _{BAT} and GNDD. If no battery is used, connect V _{BAT_RTC} to V _{V3P3SYS} .	
ANALO	G PINS					
55, 54	87, 86	IAP-IAN		6	Differential or Single-Ended Line Current Sense Inputs. These pins are voltage inputs to the internal A/D converter. Typically, they are connected to the outputs of current sensors. Unused pins must be ti	
44, 43	68, 67	IBP-IBN	'		to V_{V3P3A} . Pins IBP-IBN may be configured for communication with the remote sensor interface (71M6x01).	
52	82, 83	VA, VB†	ı	6	Line Voltage Sense Inputs. These pins are voltage inputs to the internal A/D converter. Typically, they are connected to the outputs of resistor-dividers. Unused pins must be tied to V_{V3P3A} .	
56	88	V _{REF}	0	9	Voltage Reference for the ADC. This pin should be left unconnected (floating).	
48	75	XIN	ı	8	Crystal Inputs. A 32.768kHz crystal should be connected across these pins. Typically, a 22pF capacitor is also connected from XIN to GNDA and a 22pF capacitor is connected from XOUT to GNDA. It is important to minimize the capacitance between these pins. See the crystal	
49	76	XOUT	0		manufacturer data sheet for details. If an external clock is used, a 150mV _{P-P} clock signal should be applied to XIN, and XOUT should be left unconnected.	

Pin Descriptions (continued)


PIN			T)/5=	OID C: ::=	T.IV.OT.O.I		
64	100	NAME	TYPE	CIRCUIT	FUNCTION		
DIGITAL	PINS	l					
4-7	12–15	COM0-COM3	0	5	LCD Common Outputs. These four pins provide the select signals for the LCD display.		
31	45	SEGDIO0/WPULSE					
30	44	SEGDIO1/VPULSE]		Multiple-Use Pins. Configurable as either LCD segment driver or DIO. Alternative functions with proper selection of associated I/O RAM registers are: SEGDIO0 = WPULSE SEGDIO1 = VPULSE		
29	43	SEGDIO2/SDCK	1				
28	42	SEGDIO3/SDATA					
27	41	SEGDIO4]				
26	39	SEGDIO5]				
25	38	SEGDIO6/XPULSE	1				
24	37	SEGDIO7/YPULSE	1				
23	36	SEGDIO8/DI			SEGDIO2 = SDCK		
22-17	35–30	SEGDIO[9:14]	I/O	3, 4, 5	SEGDIO3 = SDATA SEGDIO6 = XPULSE SEGDIO7 = YPULSE SEGDIO8 = DI SEGDIO16 = RX3 SEGDIO17 = TX3 Unused pins must be configured as outputs or terminated to V3P3/GNDD. Multiple-Use Pins. Configurable as either LCD segment driver or DIO with alternative function (LCD common drivers).		
_	29–27	SEGDIO[15:17]					
_	25	SEGDIO[18]	1				
16-10	24–18	SEGDIO[19:25]					
_	11–4	SEGDIO[28:35]					
63-62	95–94	SEGDIO[44:45]					
_	99–96	SEGDIO[40:43]					
_	52	SEGDIO52					
_	51	SEGDIO53					
_	47	SEGDIO54	1				
9	17	SEGDIO26/COM5	I/O	3, 4, 5			
8	16	SEGDIO27/COM4	1/0				
3	3	SPI_CSZ/SEGDIO36		3, 4, 5	Multiple-Use Pins. Configurable as either LCD segment driver or DIO with alternative function (SPI interface).		
2	2	SPI_DO/SEGDIO37	I/O				
1	1	SPI_DI/SEGDIO38] "//				
64	100	SPI_CKI/SEGDIO39					
33	53	OPT_TX/SEGDIO51	I/O	3, 4, 5	Multiple-Use Pins, configurable as either LCD segment driver or DIO		
32	46	OPT_RX/SEGDIO55	1/0	3, 4, 3	with alternative function (optical port/UART1)		
38	58	E_RXTX/SEG48	1/0	1 1 5	Multiuse Pins. Configurable as either emulator port pins (when ICE_E		
36	56	E_RST/SEG50	I/O 1, 4, 5		pulled high) or LCD segment drivers (when ICE_E tied to GND).		
37	57	E_TCLK/SEG49	0	4, 5			
39	59	ICE_E	I	2	ICE Enable. When zero, E_RST, E_TCLK, and E_RXTX become SEG50, SEG49, and SEG48, respectively. For production units, this pir should be pulled to GND to disable the emulator port.		
60	92	TMUXOUT/SEG47		4.5	Multiple-Use Pins. Configurable as either multiplexer/clock output or		
61	93	TMUX2OUT/SEG46	O 4, 5		LCD segment driver using the I/O RAM registers.		
59	91	RESET	ı	2	Chip Reset. This input pin is used to reset the chip into a known state. For normal operation, this pin is pulled low. To reset the chip, this pin should be pulled high. This pin has an internal 30FA (nominal) current source pulldown. No external reset circuitry is necessary.		

Pin Descriptions (continued)

PIN		NAME	TYPE	CIRCUIT	FUNCTION	
64	100	NAME	I TPE CIR	CIRCUIT	FUNCTION	
35	55	RX	ı	3	UART0 Input. If this pin is unused it must be terminated to $V_{\mbox{\scriptsize V3P3D}}$ or GNDD.	
34	54	TX	0	4	UART0 Output	
51	81	TEST	I	7	Enables Production Test. This pin must be grounded in normal operation.	
58	90	РВ	I	3	Pushbutton Input. This pin must be at GNDD when not active or unused. A rising edge sets the WF_PB flag. It also causes the part to wake up if it is in SLP or LCD mode. PB does not have an internal pullup or pulldown resistor.	
_	26, 40, 48, 49, 50, 63, 64, 65, 66, 73, 74, 77, 78, 79, 84	N.C.	N.C.	_	No Connection. Do not connect these pins.	

I = Input, O = Output, P = Power

Block Diagram






Figure 1. I/O Equivalent Circuits

71M6541DT/71M6541FT/71M6541GT/ 71M6542FT/71M6542GT

Hardware Description

The 71M6541DT/FT/GT and 71M6542FT/GT single-chip energy meter ICs integrate all primary functional blocks required to implement a solid-state residential electricity meter. Included on the chip are the following:

- An analog front-end (AFE) featuring a 22-bit secondorder sigma-delta ADC
- An independent 32-bit digital computation engine (CE) to implement DSP functions
- An 8051-compatible microprocessor (MPU) which executes one instruction per clock cycle (80515)
- A precision voltage reference (V_{REF})
- A temperature sensor for digital temperature compensation:
 - Metrology digital temperature compensation (MPU)
 - Automatic RTC digital temperature compensation operational in all power states
- LCD drivers
- RAM and flash memory
- A real-time clock (RTC)
- A variety of I/O pins
- A power-failure interrupt
- · A zero-crossing interrupt
- Selectable current sensor interfaces for locally-connected sensors as well as isolated sensors (i.e., using the 71M6x01 companion IC with a shunt resistor sensor)
- · Resistive shunt and current transformers are supported

Resistive shunts and current transformer (CT) current sensors are supported. Resistive shunt current sensors may be connected directly to the 71M654xT device or isolated using a companion 71M6x01 isolator IC in order to implement a variety of single-phase/split-phase (71M6541DT/FT/GT) or two-phase (71M6542FT/GT) metering configurations. An inexpensive, small pulse transformer is used to isolate the 71M6x01 isolated sensor from the 71M654xT. The 71M654xT performs digital communications bidirectionally with the 71M6x01 and also provides power to the 71M6x01 through the isolating pulse transformer. Isolated (remote) shunt current sensors are connected to the differential input of the 71M6x01. Included on the 71M6x01 companion isolator chip are:

- · Digital isolation communications interface
- An analog front-end (AFE)

- A precision voltage reference (V_{RFF})
- A temperature sensor (for digital temperature compensation)
- · A fully differential shunt resistor sensor input
- A preamplifier to optimize shunt current sensor performance
- Isolated power circuitry obtains dc power from pulses sent by the 71M654xT

In a typical application, the 32-bit compute engine (CE) of the 71M654xT sequentially processes the samples from the voltage inputs on analog input pins and from the external 71M6x01 isolated sensors and performs calculations to measure active energy (Wh) and reactive energy (VARh), as well as A²h, and V²h for four-quadrant metering. These measurements are then accessed by the MPU, processed further and output using the peripheral devices available to the MPU.

In addition to advanced measurement functions, the clock function allows the 71M6541DT/FT/GT and 71M6542FT/GT to record time-of-use (TOU) metering information for multi-rate applications and to time-stamp tamper or other events. Measurements can be displayed on 3.3V LCDs commonly used in low-temperature environments. Flexible mapping of LCD display segments facilitate integration of existing custom LCDs. Design trade-off between the number of LCD segments and DIO pins can be implemented in software to accommodate various requirements.

In addition to the temperature-trimmed ultra-precision voltage reference, the on-chip digital temperature compensation mechanism includes a temperature sensor and associated controls for correction of unwanted temperature effects on measurement and RTC accuracy, e.g., to meet the requirements of ANSI and IEC standards. Temperature-dependent external components such as crystal oscillator, resistive shunts, current transformers (CTs) and their corresponding signal conditioning circuits can be characterized and their correction factors can be programmed to produce electricity meters with exceptional accuracy over the industrial temperature range.

One of the two internal UARTs is adapted to support an Infrared LED with internal drive and sense configuration and can also function as a standard UART. The optical output can be modulated at 38kHz. This flexibility makes it possible to implement AMR meters with an IR interface. See the *Block Diagram*.

Analog Front-End (AFE)

The AFE functions as a data acquisition system, controlled by the MPU. When used with locally connected sensors, as shown in <u>Figure 2</u>, the analog input signals (IAP-IAN, VA and IBP-IBN) are multiplexed to the ADC input and sampled by the ADC.

The ADC output is decimated by the FIR filter and stored in CE RAM where it can be accessed and processed by the CE.

When a remote isolated shunt sensor is connected via the 71M6x01, the samples associated with this current channel are not routed to the multiplexer, and are instead transferred digitally to the 71M6541DT/FT/GT through the digital isolation interface and are directly stored in CE RAM.

When local sensors are used, the analog input signals (IAP-IAN, VA, IBP-IBN and VB) are multiplexed to the ADC input and sampled by the ADC. The ADC output is decimated by the FIR filter and stored in CE RAM where it can be accessed and processed by the CE.

When a remote isolated shunt sensor is connected using a 71M6x01 connected to the 71M6542FT/GT, the samples associated with this current channel are not routed to the multiplexer, and are instead transferred digitally to the 71M6542FT/GT through the digital isolation interface and are directly stored in CE RAM.




Figure 2. 71M6541DT/FT/GT Operating with Local Sensors




Figure 3. 71M6541DT/FT/GT Operating with Remote Sensor for Neutral Current




Figure 4. 71M6542FT/GT Operating with Local Sensors




Figure 5. 71M6542FT/GT Operating with Remote Sensor for Neutral Current

Signal Input Pins

The 71M6541DT/FT/GT features five ADC inputs. The 71M6542FT/GT features six ADC inputs.

IAP-IAN and IBP-IBN are intended for use as current sensor inputs. These four current sensor inputs can be configured as two single-ended inputs, or (more frequently) can be paired to form two differential inputs. For best performance, it is recommended to configure the current sensor inputs as differential inputs (i.e., IAP-IAN and IBP-IBN). The first differential input (IAP-IAN) features a preamplifier with a selectable gain of 1 or 8, and is intended for direct connection to a shunt resistor sensor, and can also be used with a current transformer (CT). The remaining differential pair (i.e., IBP-IBN) may be used with CTs, or may be enabled to interface to a remote 71M6x01 isolated current sensor providing isolation for a shunt resistor sensor using a low cost pulse transformer.

The remaining input in the 71M6541DT/FT/GT (VA) is single-ended, and is senses line voltage in single-phase meter applications. The 71M6542FT/GT features an additional single-ended voltage sensing input (VB) to support biphase applications. These single-ended inputs are referenced to the V_{V3P3A} pin.

All analog signal input pins measure voltage. In the case of shunt current sensors, currents are sensed as a voltage drop in the shunt resistor sensor. Referring to Figure 2, shunt sensors can be connected directly to the 71M654xT (referred to as a 'local' shunt sensor) or connected through an isolated 71M6x01 (referred to as a 'remote' shunt sensor) (Figure 3). In the case of current transformers, the current is measured as a voltage across a burden resistor that is connected to the secondary winding of the CT. Meanwhile, line voltages are sensed through resistive voltage dividers. The VA and VB pins (VB is available in the 71M6542FT/GT only) are single-ended and their common return is the V_{V3P3A} pin.

Pins IAP-IAN can be programmed individually to be differential or single-ended. For most applications IAP-IAN are configured as a differential input to work with a shunt or CT directly interfaced to the IAP-IAN differential input with the appropriate external signal conditioning components.

The performance of the IAP-IAN pins can be enhanced by enabling a preamplifier with a fixed gain of 8. When the PRE_E bit = 1, IAP-IAN become the inputs to the 8x preamplifier, and the output of this amplifier is supplied to the multiplexer. The 8x amplification is useful when current sensors with low sensitivity, such as shunt resistors, are used. With PRE_E set, the IAP-IAN input signal amplitude is restricted to 31.25 mV peak.

For the 71M654xT application utilizing two shunt resistor sensors the IAP-IAN pins are configured for differential mode to interface to a local shunt by setting the DIFFA_E control bit. Meanwhile, the IBP-IBN pins are re-configured as digital balanced pair to communicate with a 71M6x01 isolated sensor interface by setting the RMT_E control bit. The 71M6x01 communicates with the 71M654xT using a bidirectional digital data stream through an isolating low-cost pulse transformer. The 71M654xT also supplies power to the 71M6x01 through the isolating transformer.

When using current transformers the IBP-IBN pins are configured as local analog inputs (RMT_E = 0). The IAP-IAN pins cannot be configured as a remote sensor interface.

Input Multiplexer

When operating with local sensors, the input multiplexer sequentially applies the input signals from the analog input pins to the input of the ADC. One complete sampling sequence is called a multiplexer frame. The multiplexer of the 71M6541DT/FT/GT can select up to three input signals (IAP-IAN, VA, and IBP-IBN) per multiplexer frame. The multiplexer of the 71M6542FT/GT adds the VB signal for a total of four inputs. The multiplexer always starts at state 1 and proceeds until as many states as determined by MUX DIV[3:0] have been converted.

The 71M6541DT/FT/GT and 71M6542FT/GT each require a unique CE code that is written for the specific application. Moreover, each CE code requires specific AFE and MUX settings in order to function properly. Contact Maxim Integrated for specific information about alternative CE codes.

For a basic single-phase application, the IAP-IAN current input is configured for differential mode and the VA pin is single-ended and is typically connected to the phase voltage via a resistor divider. The IBP-IBN differential input may be optionally used to sense the neutral current. This configuration implies that the multiplexer applies a total of three inputs to the ADC. In this configuration IAP-IAN (line current), IBP-IBN (neutral current) and VA (line voltage) are sampled. If the application doesn't require sampling the neutral current, the IBP-IBN inputs can be connected to V_{V3P3A} and the current sensor for the neutral current measurement can be omitted.

If a tamper sensor in the neutral path is required, there are two options: first, the two current inputs (the pin pairs IAP-IAN and IBP-IBN) can be configured for differential mode. In this configuration, the multiplexer sequentially applies each of the three inputs to the ADC. Alternately, the IAP-IAN pin pair can be configured as a differential input and connected to a local current shunt, and IBP-IBN

configured to connect to an isolated 71M6x01 isolated sensor. When the remote isolated sensor is used, time slot 2 is unused and ignored by the CE, as the samples corresponding to the remote sensor (IBP-IBN) do not pass through the multiplexer and are stored directly in CE RAM. The remote current sensor channel is sampled during the second half of the multiplexer frame and its timing relationship to the VA voltage is precisely known so that delay compensation can be properly applied.

The 71M6542FT/GT adds the ability to sample a second phase voltage (applied at the VB pin), which makes it suitable for meters with two voltage and two current sensors, such as meters implementing Equation 2 for dual-phase operation ($P = VA \times IA + VB \times IB$).

For both multiplexer sequences (three-input or four-input), the frame duration is 13 CK32 cycles (where CK32 = 32,768Hz) making the resulting sample rate 32,768Hz/13 = 2520.6Hz.

Delay Compensation

When measuring the energy of a phase (i.e., Wh and VARh) in a service, the voltage and current for that phase must be sampled at the same instant. Otherwise, the phase difference, Φ , introduces errors.

$$\varphi = \frac{t_{delay}}{T} \cdot 360^{\circ} = t_{delay} \cdot f \cdot 360^{\circ}$$

Where f is the frequency of the input signal, T = 1/f and t_{delay} is the sampling delay between current and voltage.

Traditionally, sampling is accomplished by using two A/D converters per phase (one for voltage and the other one for current) controlled to sample simultaneously. Our Single Converter Technology, however, exploits the 32-bit signal processing capability of its CE to implement "constant delay" allpass filters. The allpass filter corrects for the conversion time difference between the voltage and




Figure 6. Multiplexer Sequence with MUX DIV = 3




Figure 7. Multiplexer Sequence with $MUX_DIV = 4$