

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









IDT71V25761YS/S



Features

- 128K x 36 memory configuration
- Supports high system speed:

Commercial:

- 200MHz 3.1ns clock access time Commercial and Industrial:
- 183MHz 3.3ns clock access time
- 166MHz 3.5ns clock access time
- ◆ LBO input selects interleaved or linear burst mode
- Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx)
- 3.3V core power supply
- Power down controlled by ZZ input
- 2.5V I/O
- Optional Boundary Scan JTAG Interface (IEEE 1149.1 Compliant)
- Packaged in a JEDEC Standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array

Description

The IDT71V25761 are high-speed SRAMs organized as 128Kx36. The IDT71V25761 SRAMs contain write, data, address and control registers. Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V25761 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will be pipelined for one cycle before it is available on the next rising clock edge. If burst mode operation is selected ($\overline{\text{ADV}}$ =LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses are defined by the internal burst counter and the $\overline{\text{LBO}}$ input pin.

The IDT71V25761 SRAMs utilize IDT's latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA).

Pin Description Summary

= 0 0 0 p t	ion oanna y				
A0-A17	Address Inputs	Input	Synchronous		
CE	Chip Enable	Input	Synchronous		
CS0, \overline{CS} 1	Chip Selects	Input	Synchronous		
ŌĒ	Output Enable	Input	Asynchronous		
GW	Global Write Enable	Input	Synchronous		
BWE	Byte Write Enable	Input	Synchronous		
\overline{BW}_1 , \overline{BW}_2 , \overline{BW}_3 , $\overline{BW}_4^{(1)}$	Individual Byte Write Selects	Input	Synchronous		
CLK	Clock	Input	N/A		
\overline{ADV}	Burst Address Advance	Input	Synchronous		
ADSC	Address Status (Cache Controller)	Input	Synchronous		
ADSP	Address Status (Processor)	Input	Synchronous		
ĪBO	Linear / Interleaved Burst Order	Input	DC		
TMS	Test Mode Select	Input	Synchronous		
TDI	Test Data Input	Input	Synchronous		
TCK	Test Clock	Input	N/A		
TDO	Test Data Output	Output	Synchronous		
TRST	JTAG Reset (Optional)	Input	Asynchronous		
ZZ	Sleep Mode	Mode Input Asynchro			
I/O0-I/O31, I/OP1-I/OP4	Data Input / Output	I/O	Synchronous		
VDD, VDDQ	Core Power, I/O Power	Supply	N/A		
Vss	Ground	Supply	N/A		

5297 tbl 01

JULY 2014

Pin Definitions(1)


Symbol	Pin Function	I/O	Active	Description
A0-A17	Address Inputs	Ι	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and \overline{ADSC} Low or \overline{ADSP} Low and \overline{CE} Low.
ADSC	Address Status (Cache Controller)	_	LOW	Synchronous Address Status from Cache Controller. ADSC is an active LOW input that is used to load the address registers with new addresses.
ADSP	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. \overline{ADSP} is an active LOW input that is used to load the address registers with new addresses. \overline{ADSP} is gated by \overline{CE} .
ĀDV	Burst Address Advance	I	LOW	Synchronous Address Advance. $\overline{\text{ADV}}$ is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance.
BWE	Byte Write Enable	Ι	LOW	Synchronous byte write enable gates the byte write inputs $\overline{BW_1}$ - $\overline{BW_4}$. If \overline{BWE} is LOW at the rising edge of CLK then \overline{BW} inputs are passed to the next stage in the circuit. If \overline{BWE} is HIGH then the byte write inputs are blocked and only \overline{GW} can initiate a write cycle.
BW1-BW4	Individual Byte Write Enables	Ι	LOW	Synchronous byte write enables. \overline{BW}_1 controls I/Oo-7, I/OP1, \overline{BW}_2 controls I/O8-15, I/OP2, etc. Any active byte write causes all outputs to be disabled.
CΕ	Chip Enable	ı	LOW	Synchronous chip enable. $\overline{\text{CE}}$ is used with CSo and $\overline{\text{CS}}$ 1 to enable the IDT71V25761/781. $\overline{\text{CE}}$ also gates $\overline{\text{ADSP}}$.
CLK	Clock	I	N/A	This is the clock input. All timing references for the device are made with respect to this input.
CS ₀	Chip Select 0	1	HIGH	Synchronous active HIGH chip select. CSo is used with $\overline{\text{CE}}$ and $\overline{\text{CS}}_1$ to enable the chip.
<u></u> C S ₁	Chip Select 1	- 1	LOW	Synchronous active LOW chip select. $\overline{\text{CS}}_1$ is used with $\overline{\text{CE}}$ and CS0 to enable the chip.
GW	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. $\overline{\text{GW}}$ supersedes individual byte write enables.
I/O0-I/O31 I/OP1-I/OP4	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
ĪBO	Linear Burst Order	I	LOW	Asynchronous burst order selection input. When $\overline{\text{LBO}}$ is HIGH, the interleaved burst sequence is selected. When $\overline{\text{LBO}}$ is LOW the Linear burst sequence is selected. $\overline{\text{LBO}}$ is a static input and must not change state while the device is operating.
ŌĒ	Output Enable	I	LOW	Asynchronous output enable. When $\overline{\text{OE}}$ is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When $\overline{\text{OE}}$ is HIGH the I/O pins are in a high-impedance state.
TMS	Test ModeSelect	I	N/A	Gives input command for TAP controller. Sampled on rising edge of TDK. This pin has an internal pullup.
TDI	Test Data Input	1	N/A	Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an internal pullup.
TCK	Test Clock	_	N/A	Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from the falling edge of TCK. This pin has an internal pullup.
TDO	Test DataOutput	0	N/A	Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller.
TRST	JTAG Reset (Optional)	ı	LOW	Optional Asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used TRST can be left floating. This pin has an internal pullup. Only available in BGA package.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V25761/781 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pull down.
VDD	Power Supply	N/A	N/A	3.3V core power supply.
VDDQ	Power Supply	N/A	N/A	2.5V I/O Supply.
Vss	Ground	N/A	N/A	Ground.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the device.

NOTE:

5297 tbl 02

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

Functional Block Diagram



Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to VDD	٧
VTERM ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to VDD +0.5	V
VTERM ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	٧
TA ⁽⁷⁾	Commercial Operating Temperature	-0 to +70	°C
	Industrial Operating Temperature	-40 to +85	°C
TBIAS	Temperature Under Bias	-55 to +125	ů
Тѕтс	Storage Temperature	-55 to +125	ů
Рт	Power Dissipation	2.0	W
Іоит	DC Output Current	50	mA

NOTES: 5297 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDD terminals only.
- 3. VDDQ terminals only.
- 4. Input terminals only.
- 5. I/O terminals only.
- 6. This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supply sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. Ta is the "instant on" case temperature.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature ⁽¹⁾	Vss	VDD	VDDQ
Commercial	0°C to +70°C	0V	3.3V±5%	2.5V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	2.5V±5%

NOTES:

5297 tbl 04

1. Ta is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Core Supply Voltage	3.135	3.3	3.465	٧
VDDQ	I/O Supply Voltage	2.375	2.5	2.625	٧
Vss	Supply Voltage	0	0	0	٧
VIH	Input High Voltage - Inputs	1.7	_	V _{DD} +0.3	V
Vн	Input High Voltage - I/O	1.7	_	VDDQ +0.3 ⁽¹⁾	V
VIL	Input Low Voltage	-0.3 ⁽²⁾	_	0.7	٧

NOTES: 5297 tbl 05

- 1. ViH (max) = VDDQ + 1.0V for pulse width less than tcyc/2, once per cycle.
- 2. VIL (min) = -1.0V for pulse width less than tcyc/2, once per cycle.

100 pin TQFP Capacitance

 $(TA = +25 ^{\circ}C, f = 1.0 MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	5	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5297 tbl 07

119 BGA Capacitance

 $(TA = +25 ^{\circ}C, f = 1.0 MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5297 tbl 07a

165 fBGA Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz)$


Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

NOTE:

5297 tbl 07b

1. This parameter is guaranteed by device characterization, but not production tested.


Pin Configuration - 128K x 36



100 TQFP Top View

- 1. Pin 14 can either be directly connected to VDD, or connected to an input voltage ≥ VIH, or left unconnected.
- 2. Pin 64 can be left unconnected and the device will always remain in active mode.

Pin Configuration - 128K x 36, 119 BGA



5297 drw 04

Top View

- 1. R5 can either be directly connected to VDD, or connected to an input voltage ≥ VIH, or left unconnected.
- 2. These pins are NC for the "S" version or the JTAG signal listed for the "SA" version. Note: If NC, these pins can either be tied to Vss, VDD or left floating.
- 3. T7 can be left unconnected and the device will always remain in active mode.
- 4. TRST is offered as an optional JTAG Reset if required in the application. If not needed, can be left floating and will internally be pulled to VDD.

Pin Configuration - 128K x 36, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	NC ⁽⁴⁾	A 7	CE ₁	ВWз	BW2	C S₁	BWE	ADSC	ĀDV	A 8	NC
В	NC	A6	CS ₀	B₩4	BW ₁	CLK	GW	ŌĒ	ADSP	A 9	NC ⁽⁴⁾
С	I/OP3	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	I/OP2
D	I/O17	I/O16	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O15	I/O14
Е	I/O19	I/O18	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O13	I/O12
F	I/O21	I/O20	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O11	I/O10
G	I/O23	I/O22	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O9	I/O8
Н	V _{DD} ⁽¹⁾	NC	NC	VDD	Vss	Vss	Vss	VDD	NC	NC	ZZ (3)
J	I/O25	I/O24	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O7	I/O6
K	I/O27	I/O26	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O5	I/O4
L	I/O29	I/O28	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O3	I/O2
М	I/O31	I/O30	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O1	I/O0
N	I/OP4	NC	VDDQ	Vss	NC/TRST ^(2,5)	NC ⁽⁴⁾	NC	Vss	VDDQ	NC	l/OP1
Р	NC	NC ⁽⁴⁾	A 5	A 2	NC/TDI ⁽²⁾	A 1	NC/TDO ⁽²⁾	A10	A13	A14	NC ⁽⁴⁾
R	LBO	NC ⁽⁴⁾	A4	Аз	NC/TMS ⁽²⁾	A 0	NC/TCK ⁽²⁾	A11	A12	A15	A16

5297 tbl 17

- 1. H1 can either be directly connected to VDD, or connected to an input voltage \geq VIH, or left unconnected.
- 2. These pins are NC for the "S" version or the JTAG signal listed for the "SA" version. Note: If NC, these pins can either be tied to Vss, VDD or left floating.
- 3. H11 can be left unconnected and the device will always remain in active mode.
- 4. Pins P11, N6, B11, A1, R2 and P2 are reserved for 9M, 18M, 36M, 72M, 144M and 288M respectively.
- 5. TRST is offered as an optional JTAG Reset if required in the application. If not needed, can be left floating and will internally be pulled to VDD.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V ± 5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
llul	Input Leakage Current	VDD = Max., VIN = 0V to VDD	_	5	μA
lluzzl	ZZ, LBO and JTAG Input Leakage Current(1)	VDD = Max., VIN = 0V to VDD	_	30	μA
llLOI	Output Leakage Current	Vout = 0V to VDDQ, Device Deselected	_	5	μΑ
Vol	Output Low Voltage	lol = +6mA, VDD = Min.	_	0.4	V
Vон	Output High Voltage	IOH = -6mA, VDD = Min.	2.0	_	٧

NOTE:

297 thl 08

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾

			200MHz	183MHz 166MHz		MHz		
Symbol	Parameter	Test Conditions	Com'l Only	Com'l	Ind	Com'l	Ind	Unit
IDD	Operating Power Supply Current	Device Selected, Outputs Open, $VDD = Max.$, $VDDQ = Max.$, $VIN \ge VIH \text{ or } \le VIL$, $f = fMax^{(2)}$	360	340	350	320	330	mA
ISB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, V _{DD} = Max., V _{DDQ} = Max., V _N \geq V _{HD} or \leq V _{LD} , f = 0 ^(2,3)	30	30	35	30	35	mA
ISB2	Clock Running Power Supply Current	Device Deselected, Outputs Open, $VDD = Max.$, $VDDQ = Max.$, $VIN \ge VHD$ or $\le VLD$, $f = fMaX^{(2,3)}$	130	120	130	110	120	mA
lzz	Full Sleep Mode Supply Current	$ZZ \ge VHD$, $VDD = Max$.	30	30	35	30	35	mA

NOTES:

5297 tbl 09

- 1. All values are maximum guaranteed values.
- 2. At f = fmax, inputs are cycling at the maximum frequency of read cycles of 1/tcyc while ADSC = LOW; f=0 means no input lines are changing.
- 3. For I/Os VHD = VDDQ 0.2V, VLD = 0.2V. For other inputs VHD = VDD 0.2V, VLD = 0.2V.

AC Test Conditions

(VDDQ = 2.5V)

Input Pulse Levels	0 to 2.5V			
Input Rise/Fall Times	2ns			
Input Timing Reference Levels	(VDDQ/2)			
Output Timing Reference Levels	(VDDQ/2)			
AC Test Load	See Figure 1			




Figure 1. AC Test Load




Figure 2. Lumped Capacitive Load, Typical Derating

^{1.} The LBO, TMS, TDI, TCK and TRST pins will be internally pulled to Vpp and the ZZ pin will be internally pulled to Vss if they are not actively driven in the application.

$\underline{ Synchronous Truth Table^{(1,3)}}$

Operation	Address Used	CE	CS ₀	CS ₁	ADSP	ADSC	ĀDV	Ğ₩	BWE	B₩x	ŌE (2)	CLK	I/O
Deselected Cycle, Power Down	None	Н	Χ	Χ	Х	L	Χ	Х	Χ	Х	Χ	-	HI-Z
Deselected Cycle, Power Down	None	L	Χ	Н	L	Х	Х	Χ	Χ	Х	Χ	-	HI-Z
Deselected Cycle, Power Down	None	L	L	Χ	L	Χ	Х	Χ	Χ	Х	Χ	-	HI-Z
Deselected Cycle, Power Down	None	L	Χ	Н	Х	L	Χ	Χ	Χ	Х	Χ	-	HI-Z
Deselected Cycle, Power Down	None	L	L	Χ	Х	L	Χ	Χ	Χ	Х	Χ	-	HI-Z
Read Cycle, Begin Burst	External	L	Н	L	L	Χ	Χ	Χ	Χ	Х	L	-	Dout
Read Cycle, Begin Burst	External	L	Н	L	L	Х	Х	Х	Χ	Х	Н	-	HI-Z
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Χ	Н	Н	Х	L	-	Dout
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Χ	Н	L	Н	L	-	Dout
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Χ	Н	L	Н	Н	-	HI-Z
Write Cycle, Begin Burst	External	L	Н	L	Н	L	Χ	Н	L	L	Χ	-	DIN
Write Cycle, Begin Burst	External	L	Н	L	Н	L	Χ	L	Х	Х	Χ	-	DIN
Read Cycle, Continue Burst	Next	Х	Х	Χ	Н	Н	L	Н	Н	Х	L	-	Dout
Read Cycle, Continue Burst	Next	Х	Χ	Х	Н	Н	L	Н	Н	Х	Н	-	HI-Z
Read Cycle, Continue Burst	Next	Χ	Χ	Χ	Н	Н	L	Н	Χ	Н	L	-	Dout
Read Cycle, Continue Burst	Next	Х	Χ	Χ	Н	Н	L	Н	Χ	Н	Н	-	HI-Z
Read Cycle, Continue Burst	Next	Н	Χ	Χ	Х	Н	L	Н	Н	Х	L	-	Dout
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Н	Х	Н	-	HI-Z
Read Cycle, Continue Burst	Next	Ι	Χ	Х	Х	Н	L	Н	Χ	Н	L	-	Dout
Read Cycle, Continue Burst	Next	Ι	Х	Х	Х	Н	L	Н	Х	Н	Н	-	HI-Z
Write Cycle, Continue Burst	Next	Х	Χ	Χ	Н	Η	L	Н	L	L	Χ	1	DIN
Write Cycle, Continue Burst	Next	Х	Χ	Χ	Н	Н	L	L	Χ	Х	Χ	-	DIN
Write Cycle, Continue Burst	Next	Ι	Χ	Х	Х	Н	L	Н	L	L	Χ	-	DIN
Write Cycle, Continue Burst	Next	Ι	Χ	Х	Х	Н	L	L	Х	Х	Χ	-	DIN
Read Cycle, Suspend Burst	Current	Χ	Χ	Х	Н	Н	Н	Н	Н	Х	L	-	Dout
Read Cycle, Suspend Burst	Current	Χ	Χ	Χ	Н	Н	Н	Н	Н	Х	Н	-	HI-Z
Read Cycle, Suspend Burst	Current	Х	Χ	Χ	Н	Н	Н	Н	Χ	Н	L	-	Dout
Read Cycle, Suspend Burst	Current	Χ	Х	Χ	Н	Н	Н	Н	Χ	Н	Н	-	HI-Z
Read Cycle, Suspend Burst	Current	Н	Χ	Χ	Х	Н	Н	Н	Н	Х	L	-	Dout
Read Cycle, Suspend Burst	Current	Ι	Χ	Х	Х	Н	Н	Н	Н	Х	Н	-	HI-Z
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Х	Н	L	-	Dout
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Х	Н	Н	-	HI-Z
Write Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	L	L	Х	-	DIN
Write Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	L	Х	Х	Х	-	DIN
Write Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	L	L	Х		DIN
Write Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	L	Х	Х	Χ	-	DIN

NOTES:

L = VIL, H = VIH, X = Don't Care.
 OE is an asynchronous input.

3. ZZ = low for this table.

Synchronous Write Function Truth Table (1)

Operation	Ġ₩	BWE	BW ₁	BW ₂	BW ₃	BW ₄
Read	Н	Н	Х	Х	Х	Х
Read	н	L	Н	Н	н	Н
Write all Bytes	L	X	X	X	X	Х
Write all Bytes	Н	L	L	L	L	L
Write Byte 1 ⁽³⁾	Н	L	L	Н	Н	Н
Write Byte 2 ⁽³⁾	Н	L	Н	L	Н	Н
Write Byte 3 ⁽³⁾	Н	L	Н	Н	L	Н
Write Byte 4 ⁽³⁾	Н	Ĺ	Н	Н	Н	L

NOTES:

1. $L = V_{IL}$, $H = V_{IH}$, X = Don't Care.

3. Multiple bytes may be selected during the same cycle.

5297 tbl 13

Asynchronous Truth Table⁽¹⁾

Operation ⁽²⁾	ŌĒ	ZZ	I/O Status	Power
Read	L	L	Data Out	Active
Read	Н	L	High-Z	Active
Write	Х	L	High-Z – Data In	Active
Deselected	Х	L	High-Z	Standby
Sleep Mode	Х	Н	High-Z	Sleep

NOTES:

1. $L = V_{IL}$, $H = V_{IH}$, X = Don't Care.

2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

Interleaved Burst Sequence Table (LBO=VDD)

	Seque	ence 1	Sequ	ence 2	Sequ	ence 3	Seque	ence 4
	A 1	Α0	A1	A0	A1	Α0	A 1	Α0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

Linear Burst Sequence Table (LBO=Vss)

	Sequ	ence 1	Sequ	ence 2	Sequ	ence 3	Seque	ence 4
	A 1	Α0	A 1	A0	A1	Α0	A 1	Α0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

5297 tbl 15


AC Electrical Characteristics

(VDD = 3.3V ±5%, Commercial and Industrial Temperature Ranges)

		2001	IHz ⁽⁵⁾	183	MHz	166	6MHz	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
			1	T	1	T	_	
tcyc	Clock Cycle Time	5		5.5		6		ns
tcH ⁽¹⁾	Clock High Pulse Width	2	_	2.2		2.4		ns
tcL ⁽¹⁾	Clock Low Pulse Width	2	_	2.2		2.4	_	ns
Output P	arameters							
tco	Clock High to Valid Data	_	3.1	_	3.3	_	3.5	ns
todo	Clock High to Data Change	1.0	_	1.0	_	1.0	_	ns
tolz(2)	Clock High to Output Active	0	_	0	_	0	_	ns
tcHz ⁽²⁾	Clock High to Data High-Z	1.5	3.1	1.5	3.3	1.5	3.5	ns
toe	Output Enable Access Time	_	3.1		3.3	_	3.5	ns
tolz ⁽²⁾	Output Enable Low to Output Active	0	_	0		0	_	ns
tonz ⁽²⁾	Output Enable High to Output High-Z	_	3.1	_	3.3	_	3.5	ns
Set Up T	imes	•		•				
tsa	Address Setup Time	1.2	_	1.5	_	1.5	_	ns
tss	Address Status Setup Time	1.2	_	1.5		1.5	_	ns
tsp	Data In Setup Time	1.2	_	1.5		1.5	_	ns
tsw	Write Setup Time	1.2	_	1.5		1.5	_	ns
tsav	Address Advance Setup Time	1.2	_	1.5	_	1.5	_	ns
tsc	Chip Enable/Select Setup Time	1.2	_	1.5		1.5	_	ns
Hold Tim	nes							
t HA	Address Hold Time	0.4	_	0.5	_	0.5	_	ns
ths	Address Status Hold Time	0.4	_	0.5		0.5	_	ns
tHD	Data In Hold Time	0.4	_	0.5		0.5	_	ns
thw	Write Hold Time	0.4	_	0.5	_	0.5	_	ns
thav	Address Advance Hold Time	0.4	_	0.5	_	0.5	_	ns
thc	Chip Enable/Select Hold Time	0.4		0.5		0.5		ns
Sleep Mo	ode and Configuration Parameters							
tzzpw	ZZ Pulse Width	100	_	100		100	_	ns
tzzr ⁽³⁾	ZZ Recovery Time	100	_	100		100	_	ns
tcfg ⁽⁴⁾	Configuration Set-up Time	20	_	22	_	24		ns


NOTES

- 1. Measured as HIGH above VIH and LOW below VIL.
- 2. Transition is measured ±200mV from steady-state.
- 3. Device must be deselected when powered-up from sleep mode.
- 4. tcFg is the minimum time required to configure the device based on the $\overline{\text{LBO}}$ input. $\overline{\text{LBO}}$ is a static input and must not change during normal operation.
- 5. Commercial temperature range only.




- 1. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay; O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
- 2. ZZ input is LOW and LBO is Don't Care for this cycle.
- 3. CS0 timing transitions are identical but inverted to the $\overline{\text{CE}}$ and $\overline{\text{CS}}$ 1 signals. For example, when $\overline{\text{CE}}$ and $\overline{\text{CS}}$ 1 are LOW on this waveform, CS0 is HIGH.

Timing Waveform of Combined Pipelined Read and Write Cycles^(1,2,3)



- 1. Device is selected through entire cycle; \overline{CE} and \overline{CS} 1 are LOW, CS0 is HIGH.
- 2. ZZ input is LOW and LBO is Don't Care for this cycle.
- 3. O1 (Ax) represents the first output from the external address Ax. I1 (Ay) represents the first input from the external address Ay; O1 (Az) represents the first output from the external address Az; O2 (Az) represents the next output data in the burst sequence of the base address Az, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.



- 1. ZZ input is LOW, BWE is HIGH and LBO is Don't Care for this cycle.
- 2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ax) represents the first input from the external address Ax. I1 (Ay) represents the first input from the external address Ay, 12 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. In the case of input I2 (Ay) this data is valid for two cycles because ADV is high and has suspended the burst.
- 3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

Timing Waveform of Write Cycle No.

N


Byte

Controlled(1,2,3)

CLK ADSP **ADSC ADDRESS** tHW BWE is ignored when ADSP initiates a cycle and is sampled on next clock rising edge tsw → BWE tHW · . BWx is ignored when ADSP initiates a cycle and is sampled on next clock rising edge tsw: $\overline{BW}x$ CE. CS₁ (Note 3) tsav ĀDV (ADV suspends burst) ŌĒ 12(Az) XX 13(Az) I1(Ay) DATAIN I1(Ax) 12(Ay) I2(Ay) 13(Ay) I4(Ay) I1(Az) - tonz **DATA**out √ X O3(Aw) O4(Aw) Burst Extended Single Write Read **Burst Write Burst Write** 5297 drw 11

- 1. ZZ input is LOW, \overline{GW} is HIGH and \overline{LBO} is Don't Care for this cycle.
- 2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. 11 (Ax) represents the first input from the external address Ax. 11 (Ay) represents the first input from the external address Ay; 12 (Ay) represent the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. In the case of input I2 (Ay) this data is valid for two cycles because ADV is high and has suspended the burst.
- 3. CS0 timing transitions are identical but inverted to the $\overline{\text{CE}}$ and $\overline{\text{CS1}}$ signals. For example, when $\overline{\text{CE}}$ and $\overline{\text{CS1}}$ are LOW on this waveform, CS0 is HIGH.


Timing Waveform of Sleep (ZZ) and Power-Down Modes(1,2,3)



5297 drw 12

- 1. Device must power up in deselected Mode.
- 2. LBO is Don't Care for this cycle.
- It is not necessary to retain the state of the input registers throughout the Power-down cycle.
 CSo timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CSo is HIGH.


Non-Burst Read Cycle Timing Waveform



NOTES:


- 1. ZZ input is LOW, ADV is HIGH and LBO is Don't Care for this cycle.
- 2. (Ax) represents the data for address Ax, etc.
- 3. For read cycles, $\overline{\text{ADSP}}$ and $\overline{\text{ADSC}}$ function identically and are therefore interchangable.

Non-Burst Write Cycle Timing Waveform



- 1. ZZ input is LOW, \overline{ADV} and \overline{OE} are HIGH, and \overline{LBO} is Don't Care for this cycle.
- 2. (Ax) represents the data for address Ax, etc.
- 3. Although only \overline{GW} writes are shown, the functionality of \overline{BWE} and \overline{BWx} together is the same as \overline{GW} .
- 4. For write cycles, ADSP and ADSC have different limitations.

JTAG Interface Specification (SA Version only)



NOTES:

- 1. Device inputs = All device inputs except TDI, TMS and $\overline{\text{TRST}}$.
- 2. Device outputs = All device outputs except TDO.
- 3. During power up, TRST could be driven low or not be used since the JTAG circuit resets automatically. TRST is an optional JTAG reset.

JTAG AC Electrical Characteristics^(1,2,3,4)

Symbol	Parameter	Min.	Max.	Units
tucyc	JTAG Clock Input Period	100	_	ns
tлсн	JTAG Clock HIGH	40		ns
tucL	JTAG Clock Low	40	_	ns
tur	JTAG Clock Rise Time		5 ⁽¹⁾	ns
tuF	JTAG Clock Fall Time		5 ⁽¹⁾	ns
turst	JTAG Reset	50	_	ns
tursr	JTAG Reset Recovery	50	_	ns
tuco	JTAG Data Output		20	ns
tudo	JTAG Data Output Hold	0	_	ns
tus	JTAG Setup	25		ns
tлн	JTAG Hold	25	_	ns

15297 tbl 01

Scan Register Sizes

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
JTAG Identification (JIDR)	32
Boundary Scan (BSR)	Note (1)

15297 tbl 03

NOTE:

 The Boundary Scan Descriptive Language (BSDL) file for this device is available by contacting your local IDT sales representative.

- 1. Guaranteed by design.
- 2. AC Test Load (Fig. 1) on external output signals.
- 3. Refer to AC Test Conditions stated earlier in this document.
- 4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

JTAG Identification Register Definitions (SA Version only)

Instruction Field	Value	Description
Revision Number (31:28)	0x2	Reserved for version number.
IDT Device ID (27:12)	0x23D, 0x23F	Defines IDT part number 71V25761SA and 71V25781SA, respectively.
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT.
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register.

15297 tbl 02


Available JTAG Instructions

Instruction	Description	OPCODE
EXTEST	Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO.	0000
SAMPLE/PRELOAD	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ and outputs ⁽¹⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.	0001
DEVICE_ID	Loads the JTAG ID register (JIDR) with the vendor ID code and places the register between TDI and TDO.	0010
HIGHZ	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.	0011
RESERVED		0100
RESERVED	Several combinations are reserved. Do not use codes other than those	0101
RESERVED	identified for EXTEST, SAMPLE/PRELOAD, DEVICE_ID, HIGHZ, CLAMP, VALIDATE and BYPASS instructions.	0110
RESERVED		0111
CLAMP	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.	1000
RESERVED		1001
RESERVED	Ourse so shows	1010
RESERVED	Same as above.	1011
RESERVED		1100
VALIDATE	Automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mandated by the IEEE std. 1149.1 specification.	1101
RESERVED	Same as above.	1110
BYPASS	The BYPASS instruction is used to truncate the boundary scan register as a single bit in length.	1111

15297 tbl 04

- 1. Device outputs = All device outputs except TDO.
- 2. Device inputs = All device inputs except TDI, TMS, and $\overline{\text{TRST}}$.

Ordering Information



5297 drw 13

Package Information

100-Pin Thin Quad Plastic Flatpack (TQFP) 119 Ball Grid Array (BGA) 165 Fine Pitch Ball Grid Array (fBGA) Information available on the IDT website

^{*}Available in commercial range only
*** JTAG (SA version) is not available with 100-pin TQFP package

Datasheet Document History

Pg. 1, 4, 8, 19 Added Industrial Temperature range offerings Pg. 18 Added 100pin TQFP Package Diagram Outline Pg. 4 Add capacitance table for BGA package; Add Industrial temperature to table; Insert note to Absolute Max Ratings and Recommended Operating Temperature tables Add new package offering, 13 x 15mm 165 fBGA Pg. 20 Correct BG119 Package Diagram Outline 07/15/00 Pg. 7 Add note reference to BG119 pinout Pg. 8 Add DNU note to BQ165 pinout Pg. 20 Update BG119 Package Diagram Outline Dimensions Remove Preliminary from datasheet Pg. 8 Add reference note to pin N5 in BQ165 pinout, reserved for JTAG, TRST 04/22/03 Pg. 4 Updated 165 BGA table information from TBD to 7 06/30/03 Pg. 1,2,3,5-9 Updated datasheet with JTAG information Pg. 5-8 Removed note for NC pins (38,39(PF package); L4, U4 (BG package) H2, N7 (BQ package))
Add capacitance table for BGA package; Add Industrial temperature to table; Insert note to Absolute Max Ratings and Recommended Operating Temperature tables Add new package offering, 13 x 15mm 165 fBGA Pg. 20 Correct BG119 Package Diagram Outline O7/15/00 Pg. 7 Add note reference to BG119 pinout Pg. 8 Add DNU note to BQ165 pinout Pg. 20 Update BG119 Package Diagram Outline Dimensions Remove Preliminary from datasheet Pg. 8 Add reference note to pin N5 in BQ165 pinout, reserved for JTAG, TRST O4/22/03 Pg. 4 Updated 165 BGA table information from TBD to 7 O6/30/03 Pg. 1,2,3,5-9 Updated datasheet with JTAG information Pg. 5-8 Removed note for NC pins (38,39(PF package); L4, U4 (BG package) H2, N7 (BQ package))
Max Ratings and Recommended Operating Temperature tables 06/01/00 Add new package offering, 13 x 15mm 165 fBGA Pg. 20 Correct BG119 Package Diagram Outline 07/15/00 Pg. 7 Add note reference to BG119 pinout Pg. 8 Add DNU note to BQ165 pinout Pg. 20 Update BG119 Package Diagram Outline Dimensions 10/25/00 Remove Preliminary from datasheet Pg. 8 Add reference note to pin N5 in BQ165 pinout, reserved for JTAG, TRST 04/22/03 Pg. 4 Updated 165 BGA table information from TBD to 7 06/30/03 Pg. 1,2,3,5-9 Updated datasheet with JTAG information Pg. 5-8 Removed note for NC pins (38,39(PF package); L4, U4 (BG package) H2, N7 (BQ package))
O6/01/00 Add new package offering, 13 x 15mm 165 fBGA Pg. 20 Correct BG119 Package Diagram Outline O7/15/00 Pg. 7 Add note reference to BG119 pinout Pg. 8 Add DNU note to BQ165 pinout Pg. 20 Update BG119 Package Diagram Outline Dimensions 10/25/00 Remove Preliminary from datasheet Pg. 8 Add reference note to pin N5 in BQ165 pinout, reserved for JTAG, TRST 04/22/03 Pg. 4 Updated 165 BGA table information from TBD to 7 06/30/03 Pg. 1,2,3,5-9 Updated datasheet with JTAG information Pg. 5-8 Removed note for NC pins (38,39(PF package); L4, U4 (BG package) H2, N7 (BQ package))
Pg. 20 Correct BG119 Package Diagram Outline 07/15/00 Pg. 7 Add note reference to BG119 pinout Pg. 8 Add DNU note to BQ165 pinout Pg. 20 Update BG119 Package Diagram Outline Dimensions 10/25/00 Remove Preliminary from datasheet Pg. 8 Add reference note to pin N5 in BQ165 pinout, reserved for JTAG, TRST 04/22/03 Pg. 4 Updated 165 BGA table information from TBD to 7 06/30/03 Pg. 1,2,3,5-9 Updated datasheet with JTAG information Pg. 5-8 Removed note for NC pins (38,39(PF package); L4, U4 (BG package) H2, N7 (BQ package))
07/15/00 Pg. 7 Add note reference to BG119 pinout Pg. 8 Add DNU note to BQ165 pinout Pg. 20 Update BG119 Package Diagram Outline Dimensions 10/25/00 Remove Preliminary from datasheet Pg. 8 Add reference note to pin N5 in BQ165 pinout, reserved for JTAG, TRST 04/22/03 Pg. 4 Updated 165 BGA table information from TBD to 7 06/30/03 Pg. 1,2,3,5-9 Updated datasheet with JTAG information Pg. 5-8 Removed note for NC pins (38,39(PF package); L4, U4 (BG package) H2, N7 (BQ package))
07/15/00 Pg. 7 Add note reference to BG119 pinout Pg. 8 Add DNU note to BQ165 pinout Pg. 20 Update BG119 Package Diagram Outline Dimensions 10/25/00 Remove Preliminary from datasheet Pg. 8 Add reference note to pin N5 in BQ165 pinout, reserved for JTAG, TRST 04/22/03 Pg. 4 Updated 165 BGA table information from TBD to 7 06/30/03 Pg. 1,2,3,5-9 Updated datasheet with JTAG information Pg. 5-8 Removed note for NC pins (38,39(PF package); L4, U4 (BG package) H2, N7 (BQ package))
Pg. 20 Update BG119 Package Diagram Outline Dimensions 10/25/00 Remove Preliminary from datasheet Pg. 8 Add reference note to pin N5 in BQ165 pinout, reserved for JTAG, TRST 04/22/03 Pg. 4 Updated 165 BGA table information from TBD to 7 06/30/03 Pg. 1,2,3,5-9 Updated datasheet with JTAG information Pg. 5-8 Removed note for NC pins (38,39(PF package); L4, U4 (BG package) H2, N7 (BQ package))
10/25/00 Remove Preliminary from datasheet Pg. 8 Add reference note to pin N5 in BQ165 pinout, reserved for JTAG, TRST 04/22/03 Pg. 4 Updated 165 BGA table information from TBD to 7 06/30/03 Pg. 1,2,3,5-9 Updated datasheet with JTAG information Pg. 5-8 Removed note for NC pins (38,39(PF package); L4, U4 (BG package) H2, N7 (BQ package))
Pg. 8 Add reference note to pin N5 in BQ165 pinout, reserved for JTAG, TRST O4/22/03 Pg. 4 Updated 165 BGA table information from TBD to 7 O6/30/03 Pg. 1,2,3,5-9 Updated datasheet with JTAG information Pg. 5-8 Removed note for NC pins (38,39(PF package); L4, U4 (BG package) H2, N7 (BQ package))
04/22/03 Pg.4 Updated 165 BGA table information from TBD to 7 06/30/03 Pg. 1,2,3,5-9 Updated datasheet with JTAG information Pg. 5-8 Updated datasheet with JTAG information Removed note for NC pins (38,39(PF package); L4, U4 (BG package) H2, N7 (BQ package))
06/30/03 Pg. 1,2,3,5-9 Updated datasheet with JTAG information Pg. 5-8 Removed note for NC pins (38,39(PF package); L4, U4 (BG package) H2, N7 (BQ package))
Pg. 5-8 Removed note for NC pins (38,39(PF package); L4, U4 (BG package) H2, N7 (BQ package))
11 116 117
requiring NC or connection to Vss.
Pg. 19,20 Added two pages of JTAG Specification, AC Electrical, Definitions and Instructions
Pg. 21-23 Removed old package information from the datasheet
Pg. 24 Updated ordering information with JTAG and Y stepping information. Added information
regarding packages available IDT website.
03/13/09 Pg.21 Removed "IDT" from orderable part number
05/27/10 Pg.20 Added "Restricted hazardous substance device" to the ordering information
Pg.1-20 Removed IDT71V25781S/SA from datasheet
07/24/14 Pg. 20 Updated Ordering Information changed indicator from "Restricted hazardous substance
device" to "Green" and added Tape & Reel



6024 Silver Creek Valley Road San Jose, CA 95138 **for SALES:** 800-345-7015 or 408-284-8200 fax: 408-284-2775

www.idt.com

sramhelp@idt.com 408-284-4532

for Tech Support:

The IDT logo is a registered trademark of Integrated Device Technology, Inc.