Chipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

128K x 36, 256K x 18, 3.3V Synchronous ZBT™ SRAMs 3.3V I/O, Burst Counter, Flow-Through Outputs

IDT71V3557S
IDT71V3559S
IDT71V3557SA
IDT71V3559SA

Features

- **128K x 36, 256K x 18 memory configurations**
- **Supports high performance system speed - 100 MHz (7.5 ns Clock-to-Data Access)**
- **ZBT™ Feature - No dead cycles between write and read cycles**
- **Internally synchronized output buffer enable eliminates the need to control $\overline{OE}$**
- **Single R/$\overline{W}$ (READ/WRITE) control pin**
- **4-word burst capability (Interleaved or linear)**
- **Individual byte write ($\overline{BW}_1$ - $\overline{BW}_4$) control (May tie active)**
- **Three chip enables for simple depth expansion**
- **3.3V power supply (±5%), 3.3V (±5%) I/O Supply (V_{DDQ})**
- **Optional Boundary Scan JTAG Interface (IEEE 1149.1 complaint)**
- **Packaged in a JEDEC Standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA)**

Description

The IDT71V3557/59 are 3.3V high-speed 4,718,592-bit (4.5 Mega-bit) synchronous SRAMs organized as 128K x 36/256K x 18. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus they have been given the name ZBT™, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and on the next clock cycle the associated data cycle occurs, be it read or write.

The IDT71V3557/59 contain address, data-in and control signal registers. The outputs are flow-through (no output data register). Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable ($\overline{CEN}$) pin allows operation of the IDT71V3557/59 to be suspended as long as necessary. All synchronous inputs are ignored when ($\overline{CEN}$) is high and the internal device registers will hold their previous values.

There are three chip enable pins ($\overline{CE}_1$, CE_2, $\overline{CE}_2$) that allow the user to deselect the device when desired. If any one of these three is not asserted when ADV/$\overline{LD}$ is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state one cycle after chip is deselected or a write is initiated.

The IDT71V3557/59 have an on-chip burst counter. In the burst mode, the IDT71V3557/59 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the $\overline{LBO}$ input pin. The $\overline{LBO}$ pin selects between linear and interleaved burst sequence. The ADV/$\overline{LD}$ signal is used to load a new external address (ADV/$\overline{LD}$ = LOW) or increment the internal burst counter (ADV/$\overline{LD}$ = HIGH).

The IDT71V3557/59 SRAMs utilize IDT's latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and a 165 fine pitch ball grid array (fBGA).

Pin Description Summary

A_0-A_{17}	Address Inputs	Input	Synchronous
$\overline{CE}_1$, CE_2, $\overline{CE}_2$	Chip Enables	Input	Synchronous
$\overline{OE}$	Output Enable	Input	Asynchronous
R/$\overline{W}$	Read/Write Signal	Input	Synchronous
$\overline{CEN}$	Clock Enable	Input	Synchronous
$\overline{BW}_1$, $\overline{BW}_2$, $\overline{BW}_3$, $\overline{BW}_4$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/$\overline{LD}$	Advance burst address / Load new address	Input	Synchronous
$\overline{LBO}$	Linear / Interleaved Burst Order	Input	Static
TMS	Test Mode Select	Input	Synchronous
TDI	Test Data Input	Input	Synchronous
TCK	Test Clock	Input	N/A
TDO	Test Data Output	Output	Synchronous
$\overline{TRST}$	JTAG Reset (Optional)	Input	Asynchronous
ZZ	Sleep Mode	Input	Synchronous
I/O$_0$-I/O$_{31}$, I/O$_{P1}$-I/O$_{P4}$	Data Input / Output	I/O	Synchronous
V_{DD}, V_{DDQ}	Core Power, I/O Power	Supply	Static
V_{SS}	Ground	Supply	Static

5282 tbl 01

FEBRUARY 2009

DSC-5282/09

Pin Definitions [1]

Symbol	Pin Function	I/O	Active	Description
A_0-A_{17}	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/$\overline{LD}$ low, $\overline{CEN}$ low, and true chip enables.
ADV/$\overline{LD}$	Advance / Load	I	N/A	ADV/$\overline{LD}$ is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/$\overline{LD}$ is low with the chip deselected, any burst in progress is terminated. When ADV/$\overline{LD}$ is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/$\overline{LD}$ is sampled high.
R/$\overline{W}$	Read / Write	I	N/A	R/$\overline{W}$ signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place one clock cycle later.
$\overline{CEN}$	Clock Enable	I	LOW	Synchronous Clock Enable Input. When $\overline{CEN}$ is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of $\overline{CEN}$ sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, $\overline{CEN}$ must be sampled low at rising edge of clock.
$\overline{BW}_1$-$\overline{BW}_4$	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When R/$\overline{W}$ and ADV/$\overline{LD}$ are sampled low) the appropriate byte write signal ($\overline{BW}_1$-$\overline{BW}_4$) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/$\overline{W}$ is sampled high. The appropriate byte(s) of data are written into the device one cycle later. $\overline{BW}_1$-$\overline{BW}_4$ can all be tied low if always doing write to the entire 36-bit word.
$\overline{CE}_1$, $\overline{CE}_2$	Chip Enables	I	LOW	Synchronous active low chip enable. $\overline{CE}_1$ and $\overline{CE}_2$ are used with CE2 to enable the IDT71V3557/59. ($\overline{CE}_1$ or $\overline{CE}_2$ sampled high or CE2 sampled low) and ADV/$\overline{LD}$ low at the rising edge of clock, initiates a deselect cycle. The ZBT™ has a one cycle deselect, i.e., the data bus will tri-state one clock cycle after deselect is initiated.
CE2	Chip Enable	I	HIGH	Synchronous active high chip enable. CE2 is used with $\overline{CE}_1$ and $\overline{CE}_2$ to enable the chip. CE2 has inverted polarity but otherwise identical to $\overline{CE}_1$ and $\overline{CE}_2$.
CLK	Clock	I	N/A	This is the clock input to the IDT71V3557/59. Except for $\overline{OE}$, all timing references for the device are made with respect to the rising edge of CLK.
I/O$_0$-I/O$_{31}$ I/O$_{P1}$-I/O$_{P4}$	Data Input/Output	I/O	N/A	Data input/output (I/O) pins. The data input path is registered, triggered by the rising edge of CLK. The data output path is flow-through (no output register).
$\overline{LBO}$	Linear Burst Order	I	LOW	Burst order selection input. When $\overline{LBO}$ is high the Interleaved burst sequence is selected. When $\overline{LBO}$ is low the Linear burst sequence is selected. $\overline{LBO}$ is a static input, and it must not change during device operation..
$\overline{OE}$	Output Enable	I	LOW	Asynchronous output enable. $\overline{OE}$ must be low to read data from the 71V3557/59. When $\overline{OE}$ is HIGH the I/O pins are in a high-impedance state. $\overline{OE}$ does not need to be actively controlled for read and write cycles. In normal operation, $\overline{OE}$ can be tied low.
TMS	Test Mode Select	I	N/A	Gives input command for TAP controller. Sampled on rising edge of TDK. This pin has an internal pullup.
TDI	Test Data Input	I	N/A	Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an internal pullup.
TCK	Test Clock	I	N/A	Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from the falling edge of TCK. This pin has an internal pullup.
TDO	Test Data Output	O	N/A	Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller.
$\overline{TRST}$	JTAG Reset (Optional)	I	LOW	Optional Asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used $\overline{TRST}$ can be left floating. This pin has an internal pullup.
ZZ	Sleep Mode	I	HIGH	Synchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V3557/3559 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pulldown.
V_{DD}	Power Supply	N/A	N/A	3.3V core power supply.
V_{DDQ}	Power Supply	N/A	N/A	3.3V I/O Supply.
V_{SS}	Ground	N/A	N/A	Ground.

5282 tbl 02

NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

Functional Block Diagram — 128K x 36

5282 drw 01

Functional Block Diagram — 256K x 18

5282 drw 01a

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{DD}	Core Supply Voltage	3.135	3.3	3.465	V
V_{DDQ}	I/O Supply Voltage	3.135	3.3	3.465	V
V_{SS}	Ground	0	0	0	V
V_{IH}	Input High Voltage - Inputs	2.0	—	V_{DD} + 0.3	V
V_{IH}	Input High Voltage - I/O	2.0	—	V_{DDQ} + 0.3[2]	V
V_{IL}	Input Low Voltage	-0.3[1]	—	0.8	V

5282 tbl 04

NOTES:
1. V_{IL} (min.) = −1.0V for pulse width less than $t_{CYC}/2$, once per cycle.
2. V_{IH} (max.) = +6.0V for pulse width less than $t_{CYC}/2$, once per cycle.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature[1]	V_{SS}	V_{DD}	V_{DDQ}
Commercial	0°C to +70°C	0V	3.3V±5%	3.3V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	3.3V±5%

5282 tbl 05

NOTES:
1. T_A is the "instant on" case temperature.

Pin Configuration — 128K x 36

Top View
100 TQFP

5282 drw 02

NOTES:
1. Pins 14, 64, and 66 do not have to be connected directly to V_{SS} as long as the input voltage is $\leq V_{IL}$.
2. Pin 16 does not have to be connected directly to V_{DD} as long as the input voltage is $\geq V_{IH}$.
3. Pins 83 and 84 are reserved for future 8M and 16M respectively.
4. Pin 64 supports ZZ (sleep mode) for the latest die revisions.

Pin Configuration — 256K x 18

**Top View
100 TQFP**

5282 drw 02a

NOTES:
1. Pins 14, 64, and 66 do not have to be connected directly to V_{SS} as long as the input voltage is $\leq V_{IL}$.
2. Pin 16 does not have to be connected directly to V_{DD} as long as the input voltage is $\geq V_{IH}$.
3. Pins 83 and 84 are reserved for future 8M and 16M respectively.
4. Pin 64 supports ZZ (sleep mode) for the latest die revisions.

Absolute Maximum Ratings [1]

Symbol	Rating	Commercial & Industrial Values	Unit
V_{TERM}[2]	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
V_{TERM}[3,6]	Terminal Voltage with Respect to GND	-0.5 to V_{DD}	V
V_{TERM}[4,6]	Terminal Voltage with Respect to GND	-0.5 to V_{DD} +0.5	V
V_{TERM}[5,6]	Terminal Voltage with Respect to GND	-0.5 to V_{DDQ} +0.5	V
T_A[7]	**Commercial** Operating Temperature	-0 to +70	°C
	Industrial Operating Temperature	-40 to +85	°C
T_{BIAS}	Temperature Under Bias	-55 to +125	°C
T_{STG}	Storage Temperature	-55 to +125	°C
P_T	Power Dissipation	2.0	W
I_{OUT}	DC Output Current	50	mA

5282 tbl 06

NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{DD} terminals only.
3. V_{DDQ} terminals only.
4. Input terminals only.
5. I/O terminals only.
6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed V_{DDQ} during power supply ramp up.
7. T_A is the "instant on" case temperature.

100 TQFP Capacitance [1]
(T_A = +25°C, F = 1.0MHZ)

Symbol	Parameter[1]	Conditions	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 3dV	5	pF
$C_{I/O}$	I/O Capacitance	V_{OUT} = 3dV	7	pF

5282 tbl 07

119 BGA Capacitance [1]
(T_A = +25°C, F = 1.0MHZ)

Symbol	Parameter[1]	Conditions	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 3dV	7	pF
$C_{I/O}$	I/O Capacitance	V_{OUT} = 3dV	7	pF

5282 tbl 07a

119 BGA Capacitance [1]
(T_A = +25°C, F = 1.0MHZ)

Symbol	Parameter[1]	Conditions	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 3dV	TBD	pF
$C_{I/O}$	I/O Capacitance	V_{OUT} = 3dV	TBD	pF

5282 tbl 07b

NOTE:
1. This parameter is guaranteed by device characterization, but not production tested.

Pin Configuration — 128K x 36, 119 BGA

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	NC	A8	A16	VDDQ
B	NC	CE2	A3	$\overline{ADV/LD}$	A9	$\overline{CE2}$	NC
C	NC	A7	A2	VDD	A12	A15	NC
D	I/O16	I/OP3	VSS	NC	VSS	I/OP2	I/O15
E	I/O17	I/O18	VSS	$\overline{CE1}$	VSS	I/O13	I/O14
F	VDDQ	I/O19	VSS	$\overline{OE}$	VSS	I/O12	VDDQ
G	I/O20	I/O21	$\overline{BW3}$	NC	$\overline{BW2}$	I/O11	I/O10
H	I/O22	I/O23	VSS	$\overline{R/W}$	VSS	I/O9	I/O8
J	VDDQ	VDD	VDD(2)	VDD	VSS(1)	VDD	VDDQ
K	I/O24	I/O26	VSS	CLK	VSS	I/O6	I/O7
L	I/O25	I/O27	$\overline{BW4}$	NC	$\overline{BW1}$	I/O4	I/O5
M	VDDQ	I/O28	VSS	$\overline{CEN}$	VSS	I/O3	VDDQ
N	I/O29	I/O30	VSS	A1	VSS	I/O2	I/O1
P	I/O31	I/OP4	VSS	A0	VSS	I/OP1	I/O0
R	NC	A5	$\overline{LBO}$	VDD	VSS(1)	A13	NC
T	NC	NC	A10	A11	A14	NC	NC/ZZ(5)
U	VDDQ	NC/TMS(3)	NC/TDI(3)	NC/TCK(3)	NC/TDO(3)	NC/$\overline{TRST}$(3,4)	VDDQ

Top View

5282 drw 13a

Pin Configuration - 256K x 18, 119 BGA

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	NC	A8	A16	VDDQ
B	NC	CE2	A3	$\overline{ADV/LD}$	A9	$\overline{CE2}$	NC
C	NC	A7	A2	VDD	A13	A17	NC
D	I/O8	NC	VSS	NC	VSS	I/OP1	NC
E	NC	I/O9	VSS	$\overline{CE1}$	VSS	NC	I/O7
F	VDDQ	NC	VSS	$\overline{OE}$	VSS	I/O6	VDDQ
G	NC	I/O10	$\overline{BW2}$	NC	VSS	NC	I/O5
H	I/O11	NC	VSS	$\overline{R/W}$	VSS	I/O4	NC
J	VDDQ	VDD	VDD(2)	VDD	VSS(1)	VDD	VDDQ
K	NC	I/O12	VSS	CLK	VSS	NC	I/O3
L	I/O13	NC	VSS	NC	$\overline{BW1}$	I/O2	NC
M	VDDQ	I/O14	VSS	$\overline{CEN}$	VSS	NC	VDDQ
N	I/O15	NC	VSS	A1	VSS	I/O1	NC
P	NC	I/OP2	VSS	A0	VSS	NC	I/O0
R	NC	A5	$\overline{LBO}$	VDD	VSS(1)	A12	NC
T	NC	A10	A15	NC	A14	A11	NC/ZZ(5)
U	VDDQ	NC/TMS(3)	NC/TDI(3)	NC/TCK(3)	NC/TDO(3)	NC/$\overline{TRST}$(3,4)	VDDQ

Top View

5282 drw 13b

NOTES:
1. R5 and J5 do not have to be directly connected to V_{SS} as long as the input voltage is $\leq V_{IL}$.
2. J3 does not have to be directly connected directly to V_{DD} as long as the input voltage is $\geq V_{IH}$.
3. G4 and A4 are reserved for future 8M and 16M respectively.
4. These pins are NC for the "S" version and the JTAG signal listed for the "SA" version.
5. $\overline{TRST}$ is offered as an optional JTAG reset if requested in the application. If not needed, can be left floating and will internally be pulled to V_{DD}.
6. Pin T7 supports ZZ (sleep mode) for the latest die revisions.

Pin Configuration — 128K x 36, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
A	NC	A7	$\overline{CE}_1$	$\overline{BW}_3$	$\overline{BW}_2$	$\overline{CE}_2$	$\overline{CEN}$	$ADV/\overline{LD}$	NC	A8	NC
B	NC	A6	CE2	$\overline{BW}_4$	$\overline{BW}_1$	CLK	$R/\overline{W}$	$\overline{OE}$	NC	A9	NC
C	I/OP3	NC	VDDQ	VSS	VSS	VSS	VSS	VSS	VDDQ	NC	I/OP2
D	I/O17	I/O16	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O15	I/O14
E	I/O19	I/O18	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O13	I/O12
F	I/O21	I/O20	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O11	I/O10
G	I/O23	I/O22	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O9	I/O8
H	VSS[1]	VDD[2]	NC	VDD	VSS	VSS	VSS	VDD	NC	NC	NC/ZZ[5]
J	I/O25	I/O24	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O7	I/O6
K	I/O27	I/O26	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O5	I/O4
L	I/O29	I/O28	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O3	I/O2
M	I/O31	I/O30	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O1	I/O0
N	I/OP4	NC	VDDQ	VSS	NC/$\overline{TRST}$[3,4]	NC	VSS[1]	VSS	VDDQ	NC	I/OP1
P	NC	NC	A5	A2	NC/TDI[3]	A1	NC/TDO[3]	A10	A13	A14	NC
R	$\overline{LBO}$	NC	A4	A3	NC/TMS[3]	A0	NC/TCK[3]	A11	A12	A15	A16

5282 tbl 25

Pin Configuration - 256K x 18, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
A	NC	A7	$\overline{CE}_1$	$\overline{BW}_2$	NC	$\overline{CE}_2$	$\overline{CEN}$	$ADV/\overline{LD}$	NC	A8	A10
B	NC	A6	CE2	NC	$\overline{BW}_1$	CLK	$R/\overline{W}$	$\overline{OE}$	NC	A9	NC
C	NC	NC	VDDQ	VSS	VSS	VSS	VSS	VSS	VDDQ	NC	I/OP1
D	NC	I/O8	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O7
E	NC	I/O9	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O6
F	NC	I/O10	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O5
G	NC	I/O11	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O4
H	VSS[1]	VDD[2]	NC	VDD	VSS	VSS	VSS	VDD	NC	NC	NC/ZZ[5]
J	I/O12	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O3	NC
K	I/O13	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O2	NC
L	I/O14	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O1	NC
M	I/O15	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O0	NC
N	I/OP2	NC	VDDQ	VSS	NC/$\overline{TRST}$[3,4]	NC	VSS[1]	VSS	VDDQ	NC	NC
P	NC	NC	A5	A2	NC/TDI[3]	A1	NC/TDO[3]	A11	A14	A15	NC
R	$\overline{LBO}$	NC	A4	A3	NC/TMS[3]	A0	NC/TCK[3]	A12	A13	A16	A17

5282 tbl 25a

NOTES:
1. H1 and N7 do not have to be directly connected to VSS as long as the input voltage is $\leq V_{IL}$.
2. H2 does not have to be directly connected directly to VDD as long as the input voltage is $\geq V_{IH}$.
3. A9, B9, B11, A1, R2, and P2 are reserved for future 9M, 18M, 36M, 72M, 144M, and 288M respectively.
4. These pins are NC for the "S" version and the JTAG signal listed for the "SA" version.
5. $\overline{TRST}$ is offered as an optional JTAG reset if requested in the application. If not needed, can be left floating and will internally be pulled to VDD.
6. Pin H11 supports ZZ (sleep mode) for the latest die revisions.

Synchronous Truth Table [1]

$\overline{CEN}$	$R/\overline{W}$	$\overline{CE}_1,$ $\overline{CE}_2$[5]	$ADV/\overline{LD}$	$\overline{BW}x$	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O (One cycle later)
L	L	L	L	Valid	External	X	LOAD WRITE	D[7]
L	H	L	L	X	External	X	LOAD READ	Q[7]
L	X	X	H	Valid	Internal	LOAD WRITE / BURST WRITE	BURST WRITE (Advance burst counter)[2]	D[7]
L	X	X	H	X	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter)[2]	Q[7]
L	X	H	L	X	X	X	DESELECT or STOP[3]	HIZ
L	X	X	H	X	X	DESELECT / NOOP	NOOP	HIZ
H	X	X	X	X	X	X	SUSPEND[4]	Previous Value

5282 tbl 08

NOTES:
1. $L = V_{IL}$, $H = V_{IH}$, X = Don't Care.
2. When $ADV/\overline{LD}$ signal is sampled high, the internal burst counter is incremented. The $R/\overline{W}$ signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the $R/\overline{W}$ signal when the first address is loaded at the beginning of the burst cycle.
3. Deselect cycle is initiated when either ($\overline{CE}_1$, or $\overline{CE}_2$ is sampled high or CE_2 is sampled low) and $ADV/\overline{LD}$ is sampled low at rising edge of clock. The data bus will tri-state one cycle after deselect is initiated.
4. $\overline{CEN}$ is sampled high at the rising edge of clock, that clock edge is blocked from propogating through the part. The state of all the internal registers and the I/ Os remains unchanged.
5. To select the chip requires $\overline{CE}_1$ = L, $\overline{CE}_2$ = L and CE_2 = H on these chip enable pins. The chip is deselected if any one of the chip enables is false.
6. Device Outputs are ensured to be in High-Z during device power-up.
7. Q - data read from the device, D - data written to the device.

Partial Truth Table for Writes [1]

OPERATION	$R/\overline{W}$	$\overline{BW}_1$	$\overline{BW}_2$	$\overline{BW}_3$[3]	$\overline{BW}_4$[3]
READ	H	X	X	X	X
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O[0:7], I/O$_{P1}$)[2]	L	L	H	H	H
WRITE BYTE 2 (I/O[8:15], I/O$_{P2}$)[2]	L	H	L	H	H
WRITE BYTE 3 (I/O[16:23], I/O$_{P3}$)[2,3]	L	H	H	L	H
WRITE BYTE 4 (I/O[24:31], I/O$_{P4}$)[2,3]	L	H	H	H	L
NO WRITE	L	H	H	H	H

5282 tbl 09

NOTES:
1. $L = V_{IL}$, $H = V_{IH}$, X = Don't Care.
2. Multiple bytes may be selected during the same cycle.
3. N/A for x18 configuration.

Interleaved Burst Sequence Table ($\overline{LBO}$=V$_{DD}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address[1]	1	1	1	0	0	1	0	0

5282 tbl 10

NOTE:
1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Linear Burst Sequence Table ($\overline{LBO}$=VSS)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address[1]	1	1	0	0	0	1	1	0

5282 tbl 11

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Functional Timing Diagram [1]

CYCLE	n+29	n+30	n+31	n+32	n+33	n+34	n+35	n+36	n+37
CLOCK									
ADDRESS[2] (A_0 - A_{16})	A29	A30	A31	A32	A33	A34	A35	A36	A37
CONTROL[2] (R/$\overline{W}$, ADV/$\overline{LD}$, $\overline{BW}$x)	C29	C30	C31	C32	C33	C34	C35	C36	C37
DATA[2] I/O [0:31], I/O P[1:4]	D/Q28	D/Q29	D/Q30	D/Q31	D/Q32	D/Q33	D/Q34	D/Q35	D/Q36

5282 drw 03

NOTES:

1. This assumes $\overline{CEN}$, $\overline{CE}_1$, CE2 and $\overline{CE}_2$ are all true.
2. All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock.

Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles[2]

Cycle	Address	R/$\overline{W}$	ADV/$\overline{LD}$	$\overline{CE}_1$[1]	$\overline{CEN}$	$\overline{BW}x$	$\overline{OE}$	I/O	Comments
n	A_0	H	L	L	L	X	X	D_1	Load read
n+1	X	X	H	X	L	X	L	Q_0	Burst read
n+2	A_1	H	L	L	L	X	L	Q_{0+1}	Load read
n+3	X	X	L	H	L	X	L	Q_1	Deselect or STOP
n+4	X	X	H	X	L	X	X	Z	NOOP
n+5	A_2	H	L	L	L	X	X	Z	Load read
n+6	X	X	H	X	L	X	L	Q_2	Burst read
n+7	X	X	L	H	L	X	L	Q_{2+1}	Deselect or STOP
n+8	A_3	L	L	L	L	L	X	Z	Load write
n+9	X	X	H	X	L	L	X	D_3	Burst write
n+10	A_4	L	L	L	L	L	X	D_{3+1}	Load write
n+11	X	X	L	H	L	X	X	D_4	Deselect or STOP
n+12	X	X	H	X	L	X	X	Z	NOOP
n+13	A_5	L	L	L	L	L	X	Z	Load write
n+14	A_6	H	L	L	L	X	X	D_5	Load read
n+15	A_7	L	L	L	L	L	L	Q_6	Load write
n+16	X	X	H	X	L	L	X	D_7	Burst write
n+17	A_8	H	L	L	L	X	X	D_{7+1}	Load read
n+18	X	X	H	X	L	X	L	Q_8	Burst read
n+19	A_9	L	L	L	L	L	L	Q_{8+1}	Load write

5282 tbl 12

NOTES:

1. $\overline{CE}_2$ timing transition is identical to $\overline{CE}_1$ signal. CE_2 timing transition is identical but inverted to the $\overline{CE}_1$ and $\overline{CE}_2$ signals.

2. H = High; L = Low; X = Don't Care; Z = High Impedence.

Read Operation [1]

Cycle	Address	R/$\overline{W}$	ADV/$\overline{LD}$	$\overline{CE}_1$[2]	$\overline{CEN}$	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A_0	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	X	X	X	X	L	Q_0	Contents of Address A_0 Read Out

5282 tbl 13

NOTES:
1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. $\overline{CE}_2$ timing transition is identical to $\overline{CE}_1$ signal. CE2 timing transition is identical but inverted to the $\overline{CE}_1$ and $\overline{CE}_2$ signals.

Burst Read Operation [1]

Cycle	Address	R/$\overline{W}$	ADV/$\overline{LD}$	$\overline{CE}_1$[2]	$\overline{CEN}$	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A_0	H	L	L	L	X	X	X	Address and Control meet setup
n+1	X	X	H	X	L	X	L	Q_0	Address A_0 Read Out, Inc. Count
n+2	X	X	H	X	L	X	L	Q_{0+1}	Address A_{0+1} Read Out, Inc. Count
n+3	X	X	H	X	L	X	L	Q_{0+2}	Address A_{0+2} Read Out, Inc. Count
n+4	X	X	H	X	L	X	L	Q_{0+3}	Address A_{0+3} Read Out, Load A_1
n+5	A_1	H	L	L	L	X	L	Q_0	Address A_0 Read Out, Inc. Count
n+6	X	X	H	X	L	X	L	Q_1	Address A_1 Read Out, Inc. Count
n+7	A_2	H	L	L	L	X	L	Q_{1+1}	Address A_{1+1} Read Out, Load A_2

5282 tbl 14

NOTES:
1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. $\overline{CE}_2$ timing transition is identical to $\overline{CE}_1$ signal. CE2 timing transition is identical but inverted to the $\overline{CE}_1$ and $\overline{CE}_2$ signals.

Write Operation [1]

Cycle	Address	R/$\overline{W}$	ADV/$\overline{LD}$	$\overline{CE}_1$[2]	$\overline{CEN}$	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A_0	L	L	L	L	L	X	X	Address and Control meet setup
n+1	X	X	X	X	L	X	X	D_0	Write to Address A_0

5282 tbl 15

NOTES:
1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. $\overline{CE}_2$ timing transition is identical to $\overline{CE}_1$ signal. CE2 timing transition is identical but inverted to the $\overline{CE}_1$ and $\overline{CE}_2$ signals.

Burst Write Operation [1]

Cycle	Address	R/$\overline{W}$	ADV/$\overline{LD}$	$\overline{CE}_1$[2]	$\overline{CEN}$	$\overline{BWx}$	$\overline{OE}$	I/O	Comments
n	A_0	L	L	L	L	L	X	X	Address and Control meet setup
n+1	X	X	H	X	L	L	X	D_0	Address A_0 Write, Inc. Count
n+2	X	X	H	X	L	L	X	D_{0+1}	Address A_{0+1} Write, Inc. Count
n+3	X	X	H	X	L	L	X	D_{0+2}	Address A_{0+2} Write, Inc. Count
n+4	X	X	H	X	L	L	X	D_{0+3}	Address A_{0+3} Write, Load A_1
n+5	A_1	L	L	L	L	L	X	D_0	Address A_0 Write, Inc. Count
n+6	X	X	H	X	L	L	X	D_1	Address A_1 Write, Inc. Count
n+7	A_2	L	L	L	L	L	X	D_{1+1}	Address A_{1+1} Write, Load A_2

5282 tbl 16

NOTES:
1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. $\overline{CE}_2$ timing transition is identical to $\overline{CE}_1$ signal. CE2 timing transition is identical but inverted to the $\overline{CE}_1$ and $\overline{CE}_2$ signals.

Read Operation with Clock Enable Used [1]

Cycle	Address	R/$\overline{W}$	ADV/$\overline{LD}$	$\overline{CE}_1$[2]	$\overline{CEN}$	$\overline{BW}x$	$\overline{OE}$	I/O	Comments
n	A_0	H	L	L	L	X	X	X	AddressA_0 and Control meet setup
n+1	X	X	X	X	H	X	X	X	Clock n+1 Ignored
n+2	A_1	H	L	L	L	X	L	Q_0	Address A_0 Read out, Load A_1
n+3	X	X	X	X	H	X	L	Q_0	Clock Ignored. Data Q_0 is on the bus.
n+4	X	X	X	X	H	X	L	Q_0	Clock Ignored. Data Q_0 is on the bus.
n+5	A_2	H	L	L	L	X	L	Q_1	Address A_1 Read out, Load A_2
n+6	A_3	H	L	L	L	X	L	Q_2	Address A_2 Read out, Load A_3
n+7	A_4	H	L	L	L	X	L	Q_3	Address A_3 Read out, Load A_4

5282 tbl 17

NOTES:
1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. $\overline{CE}_2$ timing transition is identical to $\overline{CE}_1$ signal. CE2 timing transition is identical but inverted to the $\overline{CE}_1$ and $\overline{CE}_2$ signals.

Write Operation with Clock Enable Used [1]

Cycle	Address	R/$\overline{W}$	ADV/$\overline{LD}$	$\overline{CE}_1$[2]	$\overline{CEN}$	$\overline{BW}x$	$\overline{OE}$	I/O	Comments
n	A_0	L	L	L	L	L	X	X	Address A_0 and Control meet setup.
n+1	X	X	X	X	H	X	X	X	Clock n+1 Ignored.
n+2	A_1	L	L	L	L	L	X	D_0	Write data D_0, Load A_1.
n+3	X	X	X	X	H	X	X	X	Clock Ignored.
n+4	X	X	X	X	H	X	X	X	Clock Ignored.
n+5	A_2	L	L	L	L	L	X	D_1	Write Data D_1, Load A_2
n+6	A_3	L	L	L	L	L	X	D_2	Write Data D_2, Load A_3
n+7	A_4	L	L	L	L	L	X	D_3	Write Data D_3, Load A_4

5282 tbl 18

NOTES:
1. H = High; L = Low; X = Don't Care; Z = High Impedance.
2. $\overline{CE}_2$ timing transition is identical to $\overline{CE}_1$ signal. CE2 timing transition is identical but inverted to the $\overline{CE}_1$ and $\overline{CE}_2$ signals.

Read Operation with Chip Enable Used [1]

Cycle	Address	R/$\overline{\text{W}}$	ADV/$\overline{\text{LD}}$	$\overline{\text{CE}}_1$ [2]	$\overline{\text{CEN}}$	$\overline{\text{BWx}}$	$\overline{\text{OE}}$	I/O [3]	Comments
n	X	X	L	H	L	X	X	?	Deselected.
n+1	X	X	L	H	L	X	X	Z	Deselected.
n+2	A_0	H	L	L	L	X	X	Z	Address A_0 and Control meet setup.
n+3	X	X	L	H	L	X	L	Q_0	Address A_0 read out, Deselected.
n+4	A_1	H	L	L	L	X	X	Z	Address A_1 and Control meet setup.
n+5	X	X	L	H	L	X	L	Q_1	Address A_1 read out, Deselected.
n+6	X	X	L	H	L	X	X	Z	Deselected.
n+7	A_2	H	L	L	L	X	X	Z	Address A_2 and Control meet setup.
n+8	X	X	L	H	L	X	L	Q_2	Address A_2 read out, Deselected.
n+9	X	X	L	H	L	X	X	Z	Deselected.

5282 tbl 19

NOTES:
1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. CE2 timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.
3. Device outputs are ensured to be in High-Z during device power-up.

Write Operation with Chip Enable Used [1]

Cycle	Address	R/$\overline{\text{W}}$	ADV/$\overline{\text{LD}}$	$\overline{\text{CE}}$ [2]	$\overline{\text{CEN}}$	$\overline{\text{BWx}}$	$\overline{\text{OE}}$	I/O	Comments
n	X	X	L	H	L	X	X	?	Deselected.
n+1	X	X	L	H	L	X	X	Z	Deselected.
n+2	A_0	L	L	L	L	L	X	Z	Address A_0 and Control meet setup
n+3	X	X	L	H	L	X	X	D_0	Data D_0 Write In, Deselected.
n+4	A_1	L	L	L	L	L	X	Z	Address A_1 and Control meet setup
n+5	X	X	L	H	L	X	X	D_1	Data D_1 Write In, Deselected.
n+6	X	X	L	H	L	X	X	Z	Deselected.
n+7	A_2	L	L	L	L	L	X	Z	Address A_2 and Control meet setup
n+8	X	X	L	H	L	X	X	D_2	Data D_2 Write In, Deselected.
n+9	X	X	L	H	L	X	X	Z	Deselected.

5282 tbl 20

NOTES:
1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
2. $\overline{\text{CE}}$ = L is defined as $\overline{\text{CE}}_1$ = L, $\overline{\text{CE}}_2$ = L and CE2 = H. $\overline{\text{CE}}$ = H is defined as $\overline{\text{CE}}_1$ = H, $\overline{\text{CE}}_2$ = H or CE2 = L.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V_{DD} = 3.3V +/-5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$|I_{LI}|$	Input Leakage Current	V_{DD} = Max., V_{IN} = 0V to V_{DD}	—	5	µA
$|I_{LI}|$	$\overline{LBO}$, JTAG and ZZ Input Leakage Current[1]	V_{DD} = Max., V_{IN} = 0V to V_{DD}	—	30	µA
$|I_{LO}|$	Output Leakage Current	V_{OUT} = 0V to V_{CC}	—	5	µA
V_{OL}	Output Low Voltage	I_{OL} = +8mA, V_{DD} = Min.	—	0.4	V
V_{OH}	Output High Voltage	I_{OH} = -8mA, V_{DD} = Min.	2.4	—	V

5282 tbl 21

NOTE:

1. The $\overline{LBO}$, JTAG and ZZ pins will be internally pulled to V_{DD} and ZZ will be internally pulled to V_{SS} if it is not actively driven in the application.

DC Electrical Characterics Over the Operating Temperature and Supply Voltage Range [1] (V_{DD} = 3.3V +/-5%)

Symbol	Parameter	Test Conditions	7.5ns	8ns		8.5ns		Unit
			Com'l Only	Com'l	Ind	Com'l	Ind	
I_{DD}	Operating Power Supply Current	Device Selected, Outputs Open, ADV/$\overline{LD}$ = X, V_{DD} = Max., $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$, f = f$_{MAX}$[2]	275	250	260	225	235	mA
I_{SB1}	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, V_{DD} = Max., $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$, f = 0[2,3]	40	40	45	40	45	mA
I_{SB2}	Clock Running Power Supply Current	Device Deselected, Outputs Open, V_{DD} = Max., $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$, f = f$_{MAX}$[2,3]	105	100	110	95	105	mA
I_{SB3}	Idle Power Supply Current	Device Selected, Outputs Open, $\overline{CEN} \geq V_{IH}$, V_{DD} = Max., $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$, f = f$_{MAX}$[2,3]	40	40	45	40	45	mA

5282 tbl 22

NOTES:

1. All values are maximum guaranteed values.
2. At f = f$_{MAX}$, inputs are cycling at the maximum frequency of read cycles of 1/t$_{CYC}$; f=0 means no input lines are changing.
3. For I/Os V_{HD} = V_{DDQ} - 0.2V, V_{LD} = 0.2V. For other inputs V_{HD} = V_{DD} - 0.2V, V_{LD} = 0.2V.

AC Test Loads

Figure 1. AC Test Load

5282 drw 04

Figure 2. Lumped Capacitive Load, Typical Derating

5282 drw 05

AC Test Conditions (V_{DDQ} = 3.3V)

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figure 1

5282 tbl 23

AC Electrical Characteristics

**(V_{DD} = 3.3V +/-5%, Commercial and Industrial Temperature Ranges)**

Symbol	Parameter	7.5ns[5] Min.	7.5ns[5] Max.	8ns Min.	8ns Max.	8.5ns Min.	8.5ns Max.	Unit
t_{CYC}	Clock Cycle Time	10	—	10.5	—	11	—	ns
t_{CH}[1]	Clock High Pulse Width	2.5	—	2.7	—	3.0	—	ns
t_{CL}[1]	Clock Low Pulse Width	2.5	—	2.7	—	3.0	—	ns
Output Parameters								
t_{CD}	Clock High to Valid Data	—	7.5	—	8	—	8.5	ns
t_{CDC}	Clock High to Data Change	2	—	2	—	2	—	ns
t_{CLZ}[2,3,4]	Clock High to Output Active	3	—	3	—	3	—	ns
t_{CHZ}[2,3,4]	Clock High to Data High-Z	—	5	—	5	—	5	ns
t_{OE}	Output Enable Access Time	—	5	—	5	—	5	ns
t_{OLZ}[2,3]	Output Enable Low to Data Active	0	—	0	—	0	—	ns
t_{OHZ}[2,3]	Output Enable High to Data High-Z	—	5	—	5	—	5	ns
Set Up Times								
t_{SE}	Clock Enable Setup Time	2.0	—	2.0	—	2.0	—	ns
t_{SA}	Address Setup Time	2.0	—	2.0	—	2.0	—	ns
t_{SD}	Data In Setup Time	2.0	—	2.0	—	2.0	—	ns
t_{SW}	Read/Write (R/$\overline{W}$) Setup Time	2.0	—	2.0	—	2.0	—	ns
t_{SADV}	Advance/Load (ADV/$\overline{LD}$) Setup Time	2.0	—	2.0	—	2.0	—	ns
t_{SC}	Chip Enable/Select Setup Time	2.0	—	2.0	—	2.0	—	ns
t_{SB}	Byte Write Enable ($\overline{BW}$x) Setup Time	2.0	—	2.0	—	2.0	—	ns
Hold Times								
t_{HE}	Clock Enable Hold Time	0.5	—	0.5	—	0.5	—	ns
t_{HA}	Address Hold Time	0.5	—	0.5	—	0.5	—	ns
t_{HD}	Data In Hold Time	0.5	—	0.5	—	0.5	—	ns
t_{HW}	Read/Write (R/$\overline{W}$) Hold Time	0.5	—	0.5	—	0.5	—	ns
t_{HADV}	Advance/Load (ADV/$\overline{LD}$) Hold Time	0.5	—	0.5	—	0.5	—	ns
t_{HC}	Chip Enable/Select Hold Time	0.5	—	0.5	—	0.5	—	ns
t_{HB}	Byte Write Enable ($\overline{BW}$x) Hold Time	0.5	—	0.5	—	0.5	—	ns

5282 tbl 24

NOTES:
1. Measured as HIGH above $0.6V_{DDQ}$ and LOW below $0.4V_{DDQ}$.
2. Transition is measured ±200mV from steady-state.
3. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
4. To avoid bus contention, the output buffers are designed such that t_{CHZ} (device turn-off) is about 1ns faster than t_{CLZ} (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because t_{CLZ} is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than t_{CHZ}, which is a Max. parameter (worse case at 70 deg. C, 3.135V).
5. Commercial temperature range only.

IDT71V3557, IDT71V3559, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with
ZBT™ Feature, 3.3V I/O, Burst Counter, and Flow-Through Outputs

Commercial and Industrial Temperature Ranges

Timing Waveform of Read Cycle (1,2,3,4)

CLK

CEN

ADV/LD

R/W

ADDRESS

CE1, CE2(2)

BW1 - BW4

OE

DATAOUT

tCYC

tCH   tCL

tSE   tHE

tSADV   tHADV

tSW   tHW

tSA   tHA

A1   A2

tSC   tHC

tCLZ   tCD   tCDC   tCD   (CEN high, eliminates current L-H clock edge)   (Burst Wraps around to initial state)   tCHZ

Q(A1)   Q(A2)   Q(A2+1)   Q(A2+2)   Q(A2+3)   Q(A2+3)   Q(A2)

tCDC

Read   Read   Burst Read

5282 drw 06

17

NOTES:
1. Q (A1) represents the first output from the external address A1. Q (A2) represents the first output from the external address A2; Q (A2+1) represents the next output data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
4. R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.

IDT71V3557, IDT71V3559, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with
ZBT™ Feature, 3.3V I/O, Burst Counter, and Flow-Through Outputs

Commercial and Industrial Temperature Ranges

## Timing Waveform of Write Cycles (1,2,3,4,5)

5282 drw 07

NOTES:

1. D (A$_1$) represents the first input to the external address A$_1$. D (A$_2$) represents the first input to the external address A$_2$; D (A$_{2+1}$) represents the next input data in the burst sequence of the base address A$_2$, etc. where address bits A$_0$ and A$_1$ are advancing for the four word burst in the sequence defined by the state of the $\overline{LBO}$ input.

2. CE2 timing transitions are identical but inverted to the $\overline{CE}_1$ and $\overline{CE}_2$ signals. For example, when $\overline{CE}_1$ and $\overline{CE}_2$ are LOW on this waveform, CE2 is HIGH.

3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/$\overline{LD}$ LOW.

4. R/$\overline{W}$ is don't care when the SRAM is bursting (ADV/$\overline{LD}$ sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/$\overline{W}$ signal when new address and control are loaded into the SRAM.

5. Individual Byte Write signals ($\overline{BW}$x) must be valid on all write and burst-write cycles. A write cycle is initiated when R/$\overline{W}$ signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

IDT71V3557, IDT71V3559, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with ZBT™ Feature, 3.3V I/O, Burst Counter, and Flow-Through Outputs

Commercial and Industrial Temperature Ranges

Timing Waveform of Combined Read and Write Cycles [1,2,3]

5282 drw 08

NOTES:

1. Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
2. CE2 timing transitions are identical but inverted to the $\overline{CE}_1$ and $\overline{CE}_2$ signals. For example, when $\overline{CE}_1$ and $\overline{CE}_2$ are LOW on this waveform, CE2 is HIGH.
3. Individual Byte Write signals ($\overline{BW}$x) must be valid on all write and burst-write cycles. A write cycle is initiated when R/$\overline{W}$ signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

Timing Waveform of $\overline{\text{CEN}}$ Operation (1,2,3,4)

IDT71V3557, IDT71V3559, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with ZBT™ Feature, 3.3V I/O, Burst Counter, and Flow-Through Outputs

Commercial and Industrial Temperature Ranges

20

Timing labels: CLK, $\overline{\text{CEN}}$, ADV/$\overline{\text{LD}}$, R/$\overline{\text{W}}$, ADDRESS, $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$ (2), $\overline{\text{BW}}_1$ - $\overline{\text{BW}}_4$, $\overline{\text{OE}}$, DATA$_{IN}$, DATA$_{OUT}$

tCYC, tCH, tCL, tSE, tHE, tSADV, tHADV, tSW, tHW, tSA, tHA, tSC, tHC, tSB, tHB, tSD, tHD, tCHZ, tCDC, tCD, tCLZ

A1, A2, A3, A4, A5, B(A2), D(A2), Q(A1), Q(A3), Q(A4)

5282 drw 09

NOTES:

1. Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
2. CE2 timing transitions are identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals. For example, when $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ are LOW on this waveform, CE2 is HIGH.
3. $\overline{\text{CEN}}$ when sampled high on the rising edge of clock will block that L-H transition of the clock from propogating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
4. Individual Byte Write signals ($\overline{\text{BW}}$x) must be valid on all write and burst-write cycles. A write cycle is initiated when R/$\overline{\text{W}}$ signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

IDT71V3557, IDT71V3559, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with
ZBT™ Feature, 3.3V I/O, Burst Counter, and Flow-Through Outputs

Commercial and Industrial Temperature Ranges

Timing Waveform of $\overline{CS}$ Operation (1,2,3,4)

21

5282 drw 10

NOTES:

1. Q (A1) represents the first output from the external address A1. D (A3) represents the input data to the SRAM corresponding to address A3 etc.
2. CE2 timing transitions are identical but inverted to the $\overline{CE}$1 and $\overline{CE}$2 signals. For example, when $\overline{CE}$1 and $\overline{CE}$2 are LOW on this waveform, CE2 is HIGH.
3. When either one of the Chip enables ($\overline{CE}$1, CE2, $\overline{CE}$2) is sampled inactive at the rising clock edge, a deselect cycle is initiated. The data-bus tri-states one cycle after the initiation of the deselect cycle. This allows for any pending data transfers (reads or writes) to be completed.
4. Individual Byte Write signals ($\overline{BW}$x) must be valid on all write and burst-write cycles. A write cycle is initiated when R/$\overline{W}$ signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

JTAG Interface Specification (SA Version only)

M5282 drw 01

NOTES:

1. Device inputs = All device inputs except TDI, TMS and $\overline{TRST}$.
2. Device outputs = All device outputs except TDO.
3. During power up, $\overline{TRST}$ could be driven low or not be used since the JTAG circuit resets automatically. $\overline{TRST}$ is an optional JTAG reset.

JTAG AC Electrical Characteristics[1,2,3,4]

Symbol	Parameter	Min.	Max.	Units
t_{JCYC}	JTAG Clock Input Period	100	—	ns
t_{JCH}	JTAG Clock HIGH	40	—	ns
t_{JCL}	JTAG Clock Low	40	—	ns
t_{JR}	JTAG Clock Rise Time	—	5[1]	ns
t_{JF}	JTAG Clock Fall Time	—	5[1]	ns
t_{JRST}	JTAG Reset	50	—	ns
t_{JRSR}	JTAG Reset Recovery	50	—	ns
t_{JCD}	JTAG Data Output	—	20	ns
t_{JDC}	JTAG Data Output Hold	0	—	ns
t_{JS}	JTAG Setup	25	—	ns
t_{JH}	JTAG Hold	25	—	ns

I5282 tbl 01

NOTES:

1. Guaranteed by design.
2. AC Test Load (Fig. 1) on external output signals.
3. Refer to AC Test Conditions stated earlier in this document.
4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

Scan Register Sizes

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
JTAG Identification (JIDR)	32
Boundary Scan (BSR)	Note (1)

I5282 tbl 03

NOTE:

1. The Boundary Scan Descriptive Language (BSDL) file for this device is available by contacting your local IDT sales representative.

JTAG Identification Register Definitions (SA Version only)

Instruction Field	Value	Description
Revision Number (31:28)	0x2	Reserved for version number.
IDT Device ID (27:12)	0x209, 0x20B	Defines IDT part number 71V3557and 71V3559, respectively.
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT.
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register.

I5282 tbl 02

Available JTAG Instructions

Instruction	Description	OPCODE
EXTEST	Forces contents of the boundary scan cells onto the device outputs[1]. Places the boundary scan register (BSR) between TDI and TDO.	0000
SAMPLE/PRELOAD	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs[2] and outputs[1] to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.	0001
DEVICE_ID	Loads the JTAG ID register (JIDR) with the vendor ID code and places the register between TDI and TDO.	0010
HIGHZ	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.	0011
RESERVED	Several combinations are reserved. Do not use codes other than those identified for EXTEST, SAMPLE/PRELOAD, DEVICE_ID, HIGHZ, CLAMP, VALIDATE and BYPASS instructions.	0100
RESERVED		0101
RESERVED		0110
RESERVED		0111
CLAMP	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.	1000
RESERVED	Same as above.	1001
RESERVED		1010
RESERVED		1011
RESERVED		1100
VALIDATE	Automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mandated by the IEEE std. 1149.1 specification.	1101
RESERVED	Same as above.	1110
BYPASS	The BYPASS instruction is used to truncate the boundary scan register as a single bit in length.	1111

I5282 tbl 04

NOTES:
1. Device outputs = All device outputs except TDO.
2. Device inputs = All device inputs except TDI, TMS, and $\overline{TRST}$.

100-Pin Thin Quad Plastic Flatpack (TQFP) Package Diagram Outline

EVEN LEAD SIDES   ODD LEAD SIDES

DETAIL A

DETAIL B

DETAIL C

SYMBOL	JEDEC VARIATION DJ			NOTE
	MIN	NOM	MAX	
A	–	–	1.60	
A1	.05	.10	.15	
A2	1.35	1.40	1.45	
D	22.00 BSC			4
D1	20.00 BSC			5,2
E	16.00 BSC			4
E1	14.00 BSC			5,2
N	100			
ND	30			
NE	20			
e	.65 BSC			
b	.22	.32	.38	7
b1	.22	.30	.33	
ccc	–	–	.10	
ddd	–	–	.13	

LAND PATTERN DIMENSIONS

	MIN	MAX
P	22.80	23.00
P1	19.80	20.00
P2	18.85 BSC	
Q	16.80	17.00
Q1	13.80	14.00
Q2	12.35 BSC	
X	.30	.50
e	.65 BSC	
N	100	

NOTES:

1   ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M—1982

2   TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY .15 mm

3   DATUMS A-B AND -D- TO BE DETERMINED AT DATUM PLANE -H-

4   DIMENSIONS D AND E ARE TO BE DETERMINED AT SEATING PLANE -C-

5   DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .25 mm PER SIDE. D1 AND E1 ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH

6   DETAILS OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED

7   DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.

8   EXACT SHAPE OF EACH CORNER IS OPTIONAL

9   THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP

10   ALL DIMENSIONS ARE IN MILLIMETERS

11   THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO—136, VARIATION DJ AND BX

Integrated Device Technology, Inc.
2975 Stender Way, Santa Clara, CA 95054
PHONE: (408) 727-6116
FAX: (408) 492-8674   TWX: 910-338-2070

TITLE: PK PACKAGE OUTLINE
14.0 X 20.0 X 1.4 mm TQFP
1.00/.10 FORM

DRAWING No. PSC—4045

119 Ball Grid Array (BGA) Package Diagram Outline

NOTES:

1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M–1982.

2. SEATING PLANE AND PRIMARY DATUM -C- ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

3. "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION
"ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION
"N" IS THE MAXIMUM ALLOWABLE NUMBER OF SOLDER BALLS.

4. PACKAGE MAY EXTEND TO EDGE PERIPHERY AND MAY CONSIST OF MOLDING COMPOUND, EPOXY, METAL, CERAMIC OR OTHER MATERIAL.

5. DIMENSION "b" IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM -C-.

6. "A1" ID CORNER MUST BE IDENTIFIED. IDENTIFICATION MAY BE BY MEANS OF CHAMFER, METALIZED OR INK MARK, INDENTATION OR OTHER FEATURE OF THE PACKAGE BODY. MARK MUST BE VISIBLE FROM TOP SURFACE.

7. ACTUAL SHAPE OF THIS FEATURE IS OPTIONAL.

8. ALL DIMENSIONS ARE IN MILLIMETERS.

9. THIS DRAWING CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MS-028, VARIATION AA.

SYMBOL	JEDEC VARIATION AA			NOTE
	MIN	NOM	MAX	
A	–	2.15	2.36	
A1	.50	.60	.70	
A2	–	–	1.20	
D	22.00 BSC			
D1	20.32 BSC			
E	14.00 BSC			
E1	7.62 BSC			
MD	17			3
ME	7			3
N	119			3
e	1.27 BSC			
b	.60	.75	.90	5
c	.51	.56	.61	
ddd	–	–	.15	
bbb	–	–	.25	
ccc	–	–	.35	
ddd	–	–	.30	
eee	–	–	.10	

TITLE BG PACKAGE OUTLINE 14.0 X 22.0 mm BODY PBGA
DRAWING No. PSC-4063   REV 01
DRAWING No. PSC-4063   REV 02

Integrated Device Technology, Inc.
2975 Stender Way, Santa Clara, CA 95054