# mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



### 128K x 36, 256K x 18, 3.3V Synchronous ZBT™ SRAMs 3.3V I/O, Burst Counter, Flow-Through Outputs

#### IDT71V3557S IDT71V3559S IDT71V3557SA IDT71V3559SA

#### Features

- 128K x 36, 256K x 18 memory configurations
- Supports high performance system speed 100 MHz (7.5 ns Clock-to-Data Access)
- ZBT<sup>TM</sup> Feature No dead cycles between write and read cycles
- Internally synchronized output buffer enable eliminates the need to control OE
- Single R/W (READ/WRITE) control pin
- 4-word burst capability (Interleaved or linear)
- Individual byte write (BW1 BW4) control (May tie active)
- Three chip enables for simple depth expansion
- 3.3V power supply (±5%), 3.3V (±5%) I/O Supply (VDDQ)
- Optional Boundary Scan JTAG Interface (IEEE 1149.1 complaint)
- Packaged in a JEDEC Standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA)

### Description

The IDT71V3557/59 are 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAMs organized as  $128K \times 36/256K \times 18$ . They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus they have been given the name ZBT<sup>TM</sup>, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and on the next clock cycle the associated data cycle occurs, be

#### it read or write.

The IDT71V3557/59 contain address, data-in and control signal registers. The outputs are flow-through (no output data register). Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable ( $\overline{CEN}$ ) pin allows operation of the IDT71V3557/59 to be suspended as long as necessary. All synchronous inputs are ignored when ( $\overline{CEN}$ ) is high and the internal device registers will hold their previous values.

There are three chip enable pins ( $\overline{CE_1}$ , CE<sub>2</sub>,  $\overline{CE_2}$ ) that allow the user to deselect the device when desired. If any one of these three is not asserted when ADV/ $\overline{LD}$  is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state one cycle after chip is deselected or a write is initiated.

The IDT71V3557/59 have an on-chip burst counter. In the burst mode, the IDT71V3557/59 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the LBO input pin. The LBO pin selects between linear and interleaved burst sequence. The ADV/LD signal is used to load a new external address (ADV/LD = LOW) or increment the internal burst counter (ADV/LD = HIGH).

The IDT71V3557/59 SRAMs utilize IDT's latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and a 165 fine pitch ball grid array (fBGA).

i ili Descripti	ion Summary		
A0-A17	Address Inputs	Input	Synchronous
CE1, CE2, CE2	Chip Enables	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
R/₩	Read/Write Signal	Input	Synchronous
CEN	Clock Enable	Input	Synchronous
$\overline{\text{BW}}_{1}$ , $\overline{\text{BW}}_{2}$ , $\overline{\text{BW}}_{3}$ , $\overline{\text{BW}}_{4}$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/LD	Advance burst address / Load new address	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	Static
TMS	Test Mode Select	Input	Synchronous
TDI	Test Data Input	Input	Synchronous
ТСК	Test Clock	Input	N/A
TDO	Test Data Output	Output	Synchronous
TRST	JTAG Reset (Optional)	Input	Asynchronous
Z	Sleep Mode	Input	Synchronous
I/O0-I/O31, I/OP1-I/OP4	Data Input / Output	I/O	Synchronous
VDD, VDDQ	Core Power, I/O Power	Supply	Static
Vss	Ground	Supply	Static

# Pin Description Summary

# Pin Definitions <sup>(1)</sup>


Symbol	Pin Function	I/O	Active	Description
A0-A17	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/LD low, CEN low, and true chip enables.
ADV/LD	Advance / Load	I	N/A	$ADV/\overline{LD}$ is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When $ADV/\overline{LD}$ is low with the chip deselected, any burst in progress is terminated. When $ADV/\overline{LD}$ is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when $ADV/\overline{LD}$ is sampled high.
R/W	Read / Write	I	N/A	$R/\overline{W}$ signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place one clock cycle later.
CEN	Clock Enable	I	LOW	Synchronous Clock Enable Input. When $\overline{\text{CEN}}$ is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of $\overline{\text{CEN}}$ sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, $\overline{\text{CEN}}$ must be sampled low at rising edge of clock.
BW1-BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When R/W and ADV/LD are sampled low) the appropriate byte write signal ( $\overline{BW_1}$ - $\overline{BW_4}$ ) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/W is sampled high. The appropriate byte(s) of data are written into the device one cycle later. $\overline{BW_1}$ - $\overline{BW_4}$ can all be tied low if always doing write to the entire 36-bit word.
ĒΕ1, ĒΕ₂	Chip Enables	I	LOW	Synchronous active low chip enable. CE₁ and CE₂ are used with CE₂ to enable the IDT71V3557/59. (CE₁ or CE₂ sampled high or CE₂ sampled low) and ADV/ID low at the rising edge of clock, initiates a deselect cycle. The ZBT <sup>™</sup> has a one cycle deselect, i.e., the data bus will tri-state one clock cycle after deselect is initiated.
CE2	Chip Enable	I	HIGH	Synchronous active high chip enable. CE <sub>2</sub> is used with $\overline{CE}_1$ and $\overline{CE}_2$ to enable the chip. CE <sub>2</sub> has inverted polarity but otherwise identical to $\overline{CE}_1$ and $\overline{CE}_2$ .
CLK	Clock	I	N/A	This is the clock input to the IDT71V3557/59. Except for $\overline{OE}$ , all timing references for the device are made with respect to the rising edge of CLK.
VO0-1/O31 1/Op1-1/Op4	Data Input/Output	I/O	N/A	Data input/output (I/O) pins. The data input path is registered, triggered by the rising edge of CLK. The data output path is flow-through (no output register).
LBO	Linear Burst Order	I	LOW	Burst order selection input. When $\overline{\text{LBO}}$ is high the Interleaved burst sequence is selected. When $\overline{\text{LBO}}$ is low the Linear burst sequence is selected. $\overline{\text{LBO}}$ is a static input, and it must not change during device operation.
ŌĒ	Output Enable	I	LOW	Asynchronous output enable. $\overline{\text{OE}}$ must be low to read data from the 71V3557/59. When $\overline{\text{OE}}$ is HIGH the I/O pins are in a high-impedance state. $\overline{\text{OE}}$ does not need to be actively controlled for read and write cycles. In normal operation, $\overline{\text{OE}}$ can be tied low.
TMS	Test Mode Select	I	N/A	Gives input command for TAP controller. Sampled on rising edge of TDK. This pin has an internal pullup.
TDI	Test Data Input	I	N/A	Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an internal pullup.
TCK	Test Clock	I	N/A	Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from the falling edge of TCK. This pin has an internal pullup.
TDO	Test Data Output	0	N/A	Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller.
TRST	JTAG Reset (Optional)	I	LOW	Optional Asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used TRST can be left floating. This pin has an internal pullup.
Z	Sleep Mode	I	HIGH	Synchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V3557/3559 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pulldown.
Vdd	Power Supply	N/A	N/A	3.3V core power supply.
VDDQ	Power Supply	N/A	N/A	3.3V I/O Supply.
		N/A	N/A	Ground.

**Commercial and Industrial Temperature Ranges** 


#### NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

# Functional Block Diagram — 128K x 36



### Functional Block Diagram — 256K x 18



# Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Core Supply Voltage	3.135	3.3	3.465	۷
Vddq	I/O Supply Voltage	3.135	3.3	3.465	۷
Vss	Ground	0	0	0	۷
Viн	Input High Voltage - Inputs	2.0		Vdd + 0.3	۷
Viн	Input High Voltage - I/O	2.0		VDDQ + 0.3 <sup>(2)</sup>	۷
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>		0.8	۷
				5/	282 tbl 04

#### NOTES:

1. VIL (min.) = -1.0V for pulse width less than tcyc/2, once per cycle.

2. VIH (max.) = +6.0V for pulse width less than tcyc/2, once per cycle.


### Recommended Operating Temperature and Supply Voltage

Grade	Temperature <sup>(1)</sup>	Vss	Vdd	VDDQ
Commercial	0°C to +70°C	0V	3.3V±5%	3.3V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	3.3V±5%

NOTES:

1. TA is the "instant on" case temperature.

# Pin Configuration — 128K x 36




5282 tbl 05

# 100 TQFP

#### NOTES:

- 1. Pins 14, 64, and 66 do not have to be connected directly to Vss as long as the input voltage is ≤ VIL.
- 2. Pin 16 does not have to be connected directly to VDD as long as the input voltage is  $\geq$  VIH.
- 3. Pins 83 and 84 are reserved for future 8M and 16M respectively.
- 4. Pin 64 supports ZZ (sleep mode) for the latest die revisions.

#### Pin Configuration — 256K x 18



# Top View 100 TQFP

#### NOTES:

- Pins 14, 64, and 66 do not have to be connected directly to Vss as long as the input voltage is ≤ ViL.
- Pin 16 does not have to be connected directly to VDD as long as the input voltage is ≥ VIH.
- 3. Pins 83 and 84 are reserved for future 8M and 16M respectively.
- 4. Pin 64 supports ZZ (sleep mode) for the latest die revisions.

#### **100 TQFP Capacitance**<sup>(1)</sup> (TA = +25°C, F = 1.0MHZ)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	5	pF
Ci/o	I/O Capacitance	Vout = 3dV	7	pF
				5282 tbl 07

#### **119 BGA Capacitance**<sup>(1)</sup> (TA = +25°C, F = 1.0MHZ)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	Vin = 3dV	TBD	pF
Ci/o	I/O Capacitance	Vout = 3dV	TBD	pF

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

# Absolute Maximum Ratings <sup>(1)</sup>

Absolu	Absolute Maximum hatings V								
Symbol	Rating	Commercial & Industrial Values	Unit						
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V						
VTERM <sup>(3,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDD	V						
VTERM <sup>(4,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDD +0.5	V						
VTERM <sup>(5,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	V						
TA <sup>(7)</sup>	<b>Commercial</b> Operating Temperature	-0 to +70	۰C						
)	<b>Industrial</b> Operating Temperature	-40 to +85	°C						
TBIAS	Temperature Under Bias	-55 to +125	°C						
Тѕтс	Storage Temperature	-55 to +125	°C						
Рт	Power Dissipation	2.0	W						
Ιουτ	DC Output Current	50	mA						

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VDD terminals only.

VDDQ terminals only.

4. Input terminals only.

- 5. I/O terminals only.
- This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. TA is the "instant on" case temperature.

#### **119 BGA Capacitance**<sup>(1)</sup> (TA = +25°C, F = 1.0MHZ)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	Vıℕ = 3dV	7	pF
Сио	I/O Capacitance	Vout = 3dV	7	pF

5282 tbl 07a

5282 tbl 06


5282 tbl 07b

#### Pin Configuration — 128K x 36, 119 BGA

_	1	2	3	4	5	6	7			
A	O VDDQ	O A6	<b>O</b> A4		0 A8	O A16 O	O VDDQ			
в	O NC O	O CE2 O	O A3 O		O A9 O		O NC O			
с		A7 0	A2 O		A12 O	A15 O				
D	I/O16	I/OP3	VSS	NC O	Vss	I/OP2	I/O15			
E	I/O17 O	I/O18 O	Vss		Vss O	I/O13 O	I/O14 O			
F		I/O19 O	Vss	OE O	Vss	I/O12				
G	I/O20	I/O21 O	BW3 O	NC O	BW2 O	I/OI1 O	I/O10 O			
н	I/O22 O	I/O23 O			Vss	1/Ō9 O	1/O8 O			
J			V DD(2) 0		VSS(1)					
ĸ	I/O24 O	I/O26 O	Vss		Vss		1/07 O			
L M	I/O25 O VDDQ	I/O27 O I/O28	BW4 O VSS	NC O		I/O4 O I/O3	I/O5 O VDDQ			
	O	020	Ŏ		VSS	Ő	<b>O</b>			
Ν	I/O29	I/O30	Vss	A1 O	Vss	1/O2 O	I/O1 O			
Р	I/O31		VSS	A <sub>0</sub>	VSS		1/Oo O			
R		A5 O		VDD	VSS(1)	A13	NC			
т		NC O	A10 O	A11 O	A14	NC	O NC/ZZ <sup>(5)</sup>			
υ	VDDQ	NC/TMS(3)	NC/TDI <sup>(3)</sup>	NC/TCK <sup>(3)</sup>	NC/TDO(3)	NC/TRST(3,4)	VDDQ			
	Ton View 5282 drw 13a									

Top View

### Pin Configuration - 256K x 18, 119 BGA



#### NOTES:

- 1. R5 and J5 do not have to be directly connected to Vss as long as the input voltage is  $\leq$  VIL.
- 2. J3 does not have to be directly connected directly to VDD as long as the input voltage is  $\geq$  VIH.
- 3. G4 and A4 are reserved for future 8M and 16M respectively.
- 4. These pins are NC for the "S" version and the JTAG signal listed for the "SA" version.
- 5. TRST is offered as an optional JTAG reset if requested in the application. If not needed, can be left floating and will internally be pulled to VDD.
- 6. Pin T7 supports ZZ (sleep mode) for the latest die revisions.

# Pin Configuration — 128K x 36, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
А	NC	A7	CE1	<b>BW</b> 3	BW2	CE2	CEN	ADV/LD	NC	A8	NC
В	NC	A6	CE2	BW4	BW1	CLK	R/W	ŌĒ	NC	A9	NC
С	I/ОР3	NC	Vddq	Vss	Vss	Vss	Vss	Vss	Vddq	NC	I/OP2
D	I/O17	<b>I</b> ∕O16	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	I/O15	I/O14
Е	I/O19	<b>I</b> ∕O18	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	I/O13	I/O12
F	I/O21	I/O20	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	I/O11	I/O10
G	I/O23	VO22	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	I/O9	I/O8
Н	VSS <sup>(1)</sup>	VDD <sup>(2)</sup>	NC	Vdd	Vss	Vss	Vss	Vdd	NC	NC	NC/ZZ <sup>(5)</sup>
J	I/O25	I/O24	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	I∕O7	I/O6
К	I/O27	I/O26	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	I/O5	I/O4
L	I/O29	I/O28	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	I/O3	I/O2
М	I/O31	I/O30	Vddq	Vdd	Vss	Vss	Vss	Vdd	VDDQ	ľ∕O1	I/Oo
Ν	I/OP4	NC	VDDQ	Vss	NC/TRST <sup>(3,4)</sup>	NC	VSS <sup>(1)</sup>	Vss	VDDQ	NC	VOP1
Ρ	NC	NC	<b>A</b> 5	A2	NC/TDI <sup>(3)</sup>	A1	NC/TDO <sup>(3)</sup>	A10	A13	A14	NC
R	LBO	NC	A4	Аз	NC/TMS <sup>(3)</sup>	Ao	NC/TCK <sup>(3)</sup>	A11	A12	A15	A16

5282 tbl 25

# Pin Configuration - 256K x 18, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
А	NC	A7	CE1	BW2	NC	CE2	CEN	ADV/LD	NC	A8	A10
В	NC	A6	CE2	NC	<b>B</b> ₩1	CLK	R/W	ŌĒ	NC	A9	NC
С	NC	NC	Vddq	Vss	Vss	Vss	Vss	Vss	Vddq	NC	VOP1
D	NC	I/O8	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	NC	I/O7
Е	NC	I∕O9	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	NC	I/O6
F	NC	I/O10	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	NC	I/O5
G	NC	I/O11	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	NC	I/O4
Н	Vss <sup>(1)</sup>	VDD <sup>(2)</sup>	NC	Vdd	Vss	Vss	Vss	Vdd	NC	NC	NC/ZZ <sup>(5)</sup>
J	VO12	NC	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	I/O3	NC
К	I/O13	NC	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	VO2	NC
L	I/O14	NC	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	VO1	NC
М	VO15	NC	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	I/Oo	NC
Ν	I/OP2	NC	Vddq	Vss	NC/TRST <sup>(3,4)</sup>	NC	VSS <sup>(1)</sup>	Vss	Vddq	NC	NC
Ρ	NC	NC	A5	A2	NC/TDI <sup>(3)</sup>	A1	NC/TDO <sup>(3)</sup>	A11	A14	A15	NC
R	LBO	NC	A4	Аз	NC/TMS <sup>(3)</sup>	Ao	NC/TCK <sup>(3)</sup>	A12	A13	A16	A17
										•	5282 tbl 25a

#### NOTES:

1. H1 and N7 do not have to be directly connected to Vss as long as the input voltage is < VIL.

2. H2 does not have to be directly connected directly to VDD as long as the input voltage is  $\geq$  VIH.

3. A9, B9, B11, A1, R2, and P2 are reserved for future 9M, 18M, 36M, 72M, 144M, and 288M respectively.

4. These pins are NC for the "S" version and the JTAG signal listed for the "SA" version.

5. TRST is offered as an optional JTAG reset if requested in the application. If not needed, can be left floating and will internally be pulled to VDD.

6. Pin H11 supports ZZ (sleep mode) for the latest die revisions.

# Synchronous Truth Table <sup>(1)</sup>

	R/₩	CE1 <sup>,</sup> CE2 <sup>(5)</sup>	ADV/LD	BWx	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O (One cycle later)
L	L	L	L	Valid	External	Х	LOAD WRITE	D <sup>(7)</sup>
L	Н	L	L	Х	External	Х	LOAD READ	Q <sup>(7)</sup>
L	Х	Х	Н	Valid	Internal	Load Write / Burst Write	BURST WRITE (Advance burst counter) <sup>(2)</sup>	D <sup>(7)</sup>
L	х	Х	Н	Х	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter) <sup>(2)</sup>	Q <sup>(7)</sup>
L	Х	Н	L	Х	Х	Х	DESELECT or STOP <sup>(3)</sup>	HIZ
L	Х	Х	Н	Х	Х	DESELECT / NOOP	NOOP	HIZ
Н	Х	Х	Х	Х	Х	Х	SUSPEND <sup>(4)</sup>	Previous Value

#### NOTES:

1. L = VIL, H = VIH, X = Don't Care.

 When ADV/LD signal is sampled high, the internal burst counter is incremented. The R/W signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/W signal when the first address is loaded at the beginning of the burst cycle.

 Deselect cycle is initiated when either (CE1, or CE2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state one cycle after deselect is initiated.

4. When CEN is sampled high at the rising edge of clock, that clock edge is blocked from propogating through the part. The state of all the internal registers and the I/ Os remains unchanged.

5. To select the chip requires  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $CE_2 = H$  on these chip enable pins. The chip is deselected if any one of the chip enables is false.

6. Device Outputs are ensured to be in High-Z during device power-up.

7. Q - data read from the device, D - data written to the device.

# Partial Truth Table for Writes (1)

H L L	X L L	X L H	X L H	X L H
L	L	L H	L	L
L	L	Н	н	н
L	Н	L	н	Н
L	н	н	L	Н
L	н	н	н	L
L	Н	н	н	Н
	L L L	L H L H	L H H L H H	L H H L L H H H

5282 tbl 09

5282 tbl 10

NOTES:

1. L = VIL, H = VIH, X = Don't Care.

2. Multiple bytes may be selected during the same cycle.

3. N/A for x18 configuration.

# Interleaved Burst Sequence Table (**LBO**=VDD)

	Sequ	ence 1	Sequ	ence 2	Sequ	ence 3	Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	1	0	0	1	0	0

#### NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

# Linear Burst Sequence Table (**LBO**=Vss)

	Sequence 1		Sequ	ence 2	Sequ	ence 3	Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	0	0	0	1	1	0

5282 tbl 11

5282 drw 03

#### NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

# Functional Timing Diagram (1)

CYCLE	n+29	n+30	n+31	n+32	n+33	n+34	n+35	n+36	n+37	
CLOCK										
<b>ADDRESS</b> <sup>(2)</sup> (A0 - A16)	A29	A30	A31	A32	A33	A34	A35	A36	A37	
<b>CONTROL<sup>(2)</sup></b> (R/W, ADV/LD, BWx)	C29	C30	C31	C32	C33	C34	C35	C36	C37	
<b>DATA<sup>(2)</sup></b> I/O [0:31], I/O P[1:4]	D/Q28	D/Q29	D/Q30	D/Q31	D/Q32	D/Q33	D/Q34	D/Q35	D/Q36	I

#### NOTES:

1. This assumes  $\overline{CEN}$ ,  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{CE}_2$  are all true.

2. All Address, Control and Data\_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data\_Out is valid after a clock-to-data delay from the rising edge of clock.

5282 tbl 12

# Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles <sup>(2)</sup>

Cycle	Address	R/W	ADV/LD	<b>CE</b> 1 <sup>(1)</sup>	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	Н	L	L	L	Х	Х	D1	Load read
n+1	Х	Х	Н	Х	L	Х	L	Qo	Burst read
n+2	A1	Н	L	L	L	Х	L	Q0+1	Load read
n+3	Х	Х	L	Н	L	Х	L	Q1	Deselect or STOP
n+4	Х	Х	н	Х	L	Х	Х	Z	NOOP
n+5	A2	Н	L	L	L	Х	Х	Z	Load read
n+6	Х	Х	Н	Х	L	Х	L	Q2	Burst read
n+7	Х	Х	L	Н	L	Х	L	Q2+1	Deselect or STOP
n+8	Аз	L	L	L	L	L	Х	Z	Load write
n+9	Х	Х	Н	Х	L	L	Х	D3	Burst write
n+10	<b>A</b> 4	L	L	L	L	L	Х	D3+1	Load write
n+11	Х	Х	L	Н	L	Х	Х	D4	Deselect or STOP
n+12	Х	Х	Н	Х	L	Х	Х	Z	NOOP
n+13	A5	L	L	L	L	L	Х	Z	Load write
n+14	A6	Н	L	L	L	Х	Х	D5	Load read
n+15	<b>A</b> 7	L	L	L	L	L	L	Q6	Load write
n+16	Х	Х	Н	Х	L	L	Х	D7	Burst write
n+17	A8	Н	L	L	L	Х	Х	D7+1	Load read
n+18	Х	Х	Н	Х	L	Х	L	Q8	Burst read
n+19	A9	L	L	L	L	L	L	Q8+1	Load write

#### NOTES:

1.  $\overline{CE}_2$  timing transition is identical to  $\overline{CE}_1$  signal. CE<sub>2</sub> timing transition is identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals.

2. H = High; L = Low; X = Don't Care; Z = High Impedence.

# IDT71V3557, IDT71V3559, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with ZBT™ Feature, 3.3V I/O, Burst Counter, and Flow-Through Outputs

# **Read Operation**<sup>(1)</sup>

Cycle	Address	R/₩	ADV/LD	CE1 <sup>(2)</sup>	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	Н	L	L	L	Х	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	Х	Х	Х	L	Qo	Contents of Address Ao Read Out

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2.  $\overline{CE}_2$  timing transition is identical to  $\overline{CE}_1$  signal.  $\overline{CE}_2$  timing transition is identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals.

# Burst Read Operation <sup>(1)</sup>

Cycle	Address	R/W	ADV/LD	<b>CE</b> 1 <sup>(2)</sup>	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	Н	L	L	L	Х	Х	Х	Address and Control meet setup
n+1	Х	Х	Н	Х	L	Х	L	Qo	Address Ao Read Out, Inc. Count
n+2	Х	Х	Н	Х	L	Х	L	Q0+1	Address A0+1 Read Out, Inc. Count
n+3	Х	Х	Н	Х	L	Х	L	Q0+2	Address A0+2 Read Out, Inc. Count
n+4	Х	Х	Н	Х	L	Х	L	Q0+3	Address A0+3 Read Out, Load A1
n+5	<b>A</b> 1	Н	L	L	L	Х	L	Qo	Address Ao Read Out, Inc. Count
n+6	Х	Х	Н	Х	L	Х	L	Q1	Address A1 Read Out, Inc. Count
n+7	A2	Н	L	L	L	Х	L	Q1+1	Address A1+1 Read Out, Load A2

#### NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2.  $\overline{\text{CE}_2}$  timing transition is identical to  $\overline{\text{CE}_1}$  signal.  $\overline{\text{CE}_2}$  timing transition is identical but inverted to the  $\overline{\text{CE}_1}$  and  $\overline{\text{CE}_2}$  signals.

# Write Operation (1)

Cycle	Address	R/₩	ADV/LD	CE1 <sup>(2)</sup>	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	L	L	L	L	L	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	Х	L	Х	Х	Do	Write to Address Ao

#### NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2. CE2 timing transition is identical to CE1 signal. CE2 timing transition is identical but inverted to the CE1 and CE2 signals.

# Burst Write Operation <sup>(1)</sup>

Cycle	Address	R/₩	ADV/LD	CE1 <sup>(2)</sup>	CEN	₩x	ŌĒ	I/O	Comments
n	Ao	L	L	L	L	L	Х	Х	Address and Control meet setup
n+1	Х	Х	Н	Х	L	L	Х	Do	Address Ao Write, Inc. Count
n+2	Х	Х	Н	Х	L	L	Х	D0+1	Address A0+1 Write, Inc. Count
n+3	Х	Х	Н	Х	L	L	Х	D0+2	Address A0+2 Write, Inc. Count
n+4	Х	Х	Н	Х	L	L	Х	D0+3	Address A0+3 Write, Load A1
n+5	<b>A</b> 1	L	L	L	L	L	Х	Do	Address Ao Write, Inc. Count
n+6	Х	Х	Н	Х	L	L	Х	D1	Address A1 Write, Inc. Count
n+7	A2	L	L	L	L	L	Х	D1+1	Address A1+1 Write, Load A2

#### NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2.  $\overline{\text{CE}_2}$  timing transition is identical to  $\overline{\text{CE}_1}$  signal.  $\text{CE}_2$  timing transition is identical but inverted to the  $\overline{\text{CE}_1}$  and  $\overline{\text{CE}_2}$  signals.

5282 tbl 13

**Commercial and Industrial Temperature Ranges** 

5282 tbl 15

5282 tbl 14

# Read Operation with Clock Enable Used (1)

Cycle	Address	R/W	ADV/LD	CE1 <sup>(2)</sup>	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	Н	L	L	L	Х	Х	Х	AddressAo and Control meet setup
n+1	Х	Х	Х	Х	Н	Х	Х	Х	Clock n+1 Ignored
n+2	A1	Н	L	L	L	Х	L	Qo	Address Ao Read out, Load A1
n+3	Х	Х	Х	Х	Н	Х	L	Qo	Clock Ignored. Data $Q_0$ is on the bus.
n+4	Х	Х	Х	Х	Н	Х	L	Qo	Clock Ignored. Data $Q_0$ is on the bus.
n+5	A2	Н	L	L	L	Х	L	Q1	Address A1 Read out, Load A2
n+6	Аз	Н	L	L	L	Х	L	Q2	Address A2 Read out, Load A3
n+7	A4	Н	L	L	L	Х	L	Q3	Address A3 Read out, Load A4

#### NOTES:

1. <u>H</u> = High; L = Low; X = Don't Care; <u>Z</u> = High Impedance.

2. CE2 timing transition is identical to CE1 signal. CE2 timing transition is identical but inverted to the CE1 and CE2 signals.

<b>WIIIC</b>	Operat					03	cu		
Cycle	Address	R/₩	ADV/LD	CE1 <sup>(2)</sup>	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	L	L	L	L	L	Х	Х	Address Ao and Control meet setup.
n+1	Х	Х	Х	Х	Н	Х	Х	Х	Clock n+1 Ignored.
n+2	A1	L	L	L	L	L	Х	Do	Write data Do, Load A1.
n+3	Х	Х	Х	Х	Н	Х	Х	Х	Clock Ignored.
n+4	Х	Х	Х	Х	Н	Х	Х	Х	Clock Ignored.
n+5	A2	L	L	L	L	L	Х	D1	Write Data D1, Load A2
n+6	Аз	L	L	L	L	L	Х	D2	Write Data D2, Load A3
n+7	<b>A</b> 4	L	L	L	L	L	Х	D3	Write Data D3, Load A4

# Write Operation with Clock Enable Used <sup>(1)</sup>

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2.  $\overline{CE}_2$  timing transition is identical to  $\overline{CE}_1$  signal. CE<sub>2</sub> timing transition is identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals.

**Commercial and Industrial Temperature Ranges** 

5282 tbl 18

**Commercial and Industrial Temperature Ranges** 

# Read Operation with Chip Enable Used (1)

Cycle	Address	R/W	ADV/LD	CE1 <sup>(2)</sup>	CEN	BWx	ŌĒ	I/O <sup>(3)</sup>	Comments
n	Х	Х	L	Н	L	Х	Х	?	Deselected.
n+1	Х	Х	L	Н	L	Х	Х	Z	Deselected.
n+2	Ao	Н	L	L	L	Х	Х	Z	Address Ao and Control meet setup.
n+3	Х	Х	L	Н	L	Х	L	Qo	Address Ao read out, Deselected.
n+4	A1	Н	L	L	L	Х	Х	Z	Address A1 and Control meet setup.
n+5	Х	Х	L	Н	L	Х	L	Q1	Address A1 read out, Deselected.
n+6	Х	Х	L	Н	L	Х	Х	Z	Deselected.
n+7	A2	Н	L	L	L	Х	Х	Z	Address A <sub>2</sub> and Control meet setup.
n+8	Х	Х	L	Н	L	Х	L	Q2	Address A <sub>2</sub> read out, Deselected.
n+9	Х	Х	L	Н	L	Х	Х	Z	Deselected.

#### NOTES:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance. 2.  $\overline{CE}_2$  timing transition is identical to  $\overline{CE}_1$  signal. CE<sub>2</sub> timing transition is identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals.

3. Device outputs are ensured to be in High-Z during device power-up.

# Write Operation with Chip Enable Used <sup>(1)</sup>

Cycle	Address	R/W	ADV/LD	CE <sup>(2)</sup>	CEN	₩x	ŌĒ	I/O	Comments
n	Х	Х	L	Н	L	Х	Х	?	Deselected.
n+1	Х	Х	L	Н	L	Х	Х	Z	Deselected.
n+2	Ao	L	L	L	L	L	Х	Z	Address Ao and Control meet setup
n+3	Х	Х	L	Н	L	Х	Х	Do	Data Do Write In, Deselected.
n+4	A1	L	L	L	L	L	Х	Z	Address A1 and Control meet setup
n+5	Х	Х	L	Н	L	Х	Х	D1	Data D1 Write In, Deselected.
n+6	Х	Х	L	Н	L	Х	Х	Z	Deselected.
n+7	A2	L	L	L	L	L	Х	Z	Address A2 and Control meet setup
n+8	Х	Х	L	Н	L	Х	Х	D2	Data D2 Write In, Deselected.
n+9	Х	Х	L	Н	L	Х	Х	Z	Deselected.

#### NOTES:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance. 2.  $\overline{CE}$  = L is defined as  $\overline{CE}_1$  = L,  $\overline{CE}_2$  = L and  $CE_2$  = H.  $\overline{CE}$  = H is defined as  $\overline{CE}_1$  = H,  $\overline{CE}_2$  = H or  $CE_2$  = L.

Commercial and Industrial Temperature Ranges

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V +/-5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ILI	Input Leakage Current	$V_{DD} = Max., V_{IN} = 0V$ to $V_{DD}$		5	μA
lLı	LBO, JTAG and ZZ Input Leakage Current <sup>(1)</sup>	VDD = Max., VIN = 0V to VDD		30	μA
lllol	Output Leakage Current	Vout = 0V to Vcc		5	μA
Vol	Output Low Voltage	$I_{OL} = +8mA, V_{DD} = Min.$	-	0.4	V
Vон	Output High Voltage	Юн = -8mA, VDD = Min.	2.4		V
					5282 tbl 21

NOTE:

1. The LBO, JTAG and ZZ pins will be internally pulled to VDD and ZZ will be internally pulled to VSs if it is not actively driven in the application.

# DC Electrical Characterics Over the Operating Temperature and Supply Voltage Range <sup>(1)</sup> (VDD = 3.3V +/-5%)


			7.5ns	8ns		8.5ns		
Symbol	Parameter	Test Conditions	Com'l Only	Com'l	Ind	Com'l	Ind	Unit
ldd	Operating Power Supply Current	$\begin{array}{l} \mbox{Device Selected, Outputs Open,} \\ \mbox{ADV/LD} = X, \mbox{Vdd} = Max., \\ \mbox{V} \ensuremath{\mathbb{N}} \geq \mbox{VH or} \le \mbox{ViL},  f = \mbox{fmax}^{(2)} \end{array}$	275	250	260	225	235	mA
ISB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = Max., V_{IN} \ge V_{HD} \text{ or } \le V_{LD}, f = 0^{(2,3)}$	40	40	45	40	45	mA
ISB2	Clock Running Power Supply Current	Device Deselected, Outputs Open, $VDD = Max., VIN \ge VHD \text{ or } \le VLD, f = fmAX^{(2,3)}$	105	100	110	95	105	mA
ISB3	Idle Power Supply Current	$\label{eq:central_states} \begin{array}{l} \hline Device Selected, Outputs Open, \\ \hline CEN \geq V \text{IH}, \ V \text{DD} = Max., \\ \hline V \text{N} \geq V \text{HD} \ or \leq V \text{LD}, \ f = f \text{MAX}^{(2,3)} \end{array}$	40	40	45	40	45	mA

NOTES:

1. All values are maximum guaranteed values.

2. At f = fMAX, inputs are cycling at the maximum frequency of read cycles of 1/tcyc; f=0 means no input lines are changing.

3. For I/Os VHD = VDDQ - 0.2V, VLD = 0.2V. For other inputs VHD = VDD - 0.2V, VLD = 0.2V.



# AC Test Conditions (VDDQ = 3.3V)

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figure 1

5282 tbl 23



# **AC Electrical Characteristics**

(VDD = 3.3V +/-5%, Commercial and Industrial Temperature Ranges)

			7.5ns <sup>(5)</sup>		8ns		8.5ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc	Clock Cycle Time	10	—	10.5		11	_	ns
tCH <sup>(1)</sup>	Clock High Pulse Width	2.5		2.7		3.0	_	ns
tCL <sup>(1)</sup>	Clock Low Pulse Width	2.5		2.7		3.0		ns
Output Par	ameters		•					
tCD	Clock High to Valid Data	_	7.5		8		8.5	ns
topc	Clock High to Data Change	2		2		2		ns
to_z <sup>(2,3,4)</sup>	Clock High to Output Active	3		3		3		ns
tCHZ <sup>(2,3,4)</sup>	Clock High to Data High-Z	_	5		5		5	ns
tOE	Output Enable Access Time		5		5		5	ns
toLz <sup>(2,3)</sup>	Output Enable Low to Data Active	0		0		0		ns
tohz <sup>(2,3)</sup>	Output Enable High to Data High-Z		5		5		5	ns
Set Up Tim	les			1				4
tse	Clock Enable Setup Time	2.0		2.0		2.0		ns
tsa	Address Setup Time	2.0		2.0		2.0		ns
tSD	Data In Setup Time	2.0		2.0		2.0		ns
tsw	Read/Write (R/W) Setup Time	2.0		2.0		2.0		ns
tsadv	Advance/Load (ADV/LD) Setup Time	2.0		2.0		2.0		ns
tsc	Chip Enable/Select Setup Time	2.0		2.0		2.0		ns
tsB	Byte Write Enable ( $\overline{BWx}$ ) Setup Time	2.0		2.0		2.0		ns
Hold Time	8							
tHE	Clock Enable Hold Time	0.5		0.5		0.5		ns
tha	Address Hold Time	0.5		0.5		0.5		ns
tHD	Data In Hold Time	0.5		0.5		0.5		ns
tHW	Read/Write (R/ $\overline{W}$ ) Hold Time	0.5		0.5		0.5		ns
thadv	Advance/Load (ADV/LD) Hold Time	0.5		0.5		0.5		ns
tHC	Chip Enable/Select Hold Time	0.5		0.5		0.5		ns
tнв	Byte Write Enable (BWx) Hold Time	0.5		0.5		0.5	_	ns

5282 tbl 24

NOTES:


1. Measured as HIGH above 0.6VDDQ and LOW below 0.4VDDQ.

2. Transition is measured ±200mV from steady-state.

3. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.

4. To avoid bus contention, the output buffers are designed such that tcHz (device turn-off) is about 1ns faster than tcLz (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because tcLz is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than tcHz, which is a Max. parameter (worse case at 70 deg. C, 3.135V).

5. Commercial temperature range only.



# IDT71V3557, IDT71V3559, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with ZBT™ Feature, 3.3V I/O, Burst Counter, and Flow-Through Outputs

**Commercial and Industrial Temperature Ranges** 


#### NOTES:

1. Q (A1) represents the first output from the external address A1. Q (A2) represents the first output from the external address A2; Q (A2+1) represents the next output data in the burst sequence of the base address A2; etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.

2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.

3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.

P/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.




# Timing Waveform of Write Cycles (1,2,3,4,5) IDT71V3557, IDT71V3559, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with ZBT™ Feature, 3.3V I/O, Burst Counter, and Flow-Through Outputs

**Commercial and Industrial Temperature Ranges** 

#### NOTES:

- 1. D (A1) represents the first input to the external address A1. D (A2) represents the first input to the external address A2; D (A2+1) represents the next input data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
- 2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
- 3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
- 4. R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.
- 5. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

8




#### NOTES:

1. Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.

2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.

3. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

IDT71V3557, IDT71V3559, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with ZBT<sup>TM</sup> Feature, 3.3V I/O, Burst Counter, and Flow-Through Outputs **Commercial and Industrial Temperature Ranges** 




# Timing Waveform of **CEN** Operation <sup>(1,2,3,4)</sup> IDT71V3557, IDT71V3559, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with ZBT™ Feature, 3.3V I/O, Burst Counter, and Flow-Through Outputs

**Commercial and Industrial Temperature Ranges** 

#### NOTES:

- Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
  CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
- 3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propogating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
- 4. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.




# Timing Waveform of $\overline{CS}$ Operation $^{(1,2,3,4)}$ IDT71V3557, IDT71V3559, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with ZBT™ Feature, 3.3V I/O, Burst Counter, and Flow-Through Outputs

**Commercial and Industrial Temperature Ranges** 

#### NOTES:

- Q (A1) represents the first output from the external address A1. D (A3) represents the input data to the SRAM corresponding to address A3 etc.
  CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
- 3. When either one of the Chip enables (CE1, CE2, CE2) is sampled inactive at the rising clock edge, a deselect cycle is initiated. The data-bus tri-states one cycle after the initiation of the deselect cycle. This allows for any pending data transfers (reads or writes) to be completed.
- 4. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

# JTAG Interface Specification (SA Version only)



#### NOTES:

1. Device inputs = All device inputs except TDI, TMS and  $\overline{\text{TRST}}$ .

2. Device outputs = All device outputs except TDO.

3. During power up, TRST could be driven low or not be used since the JTAG circuit resets automatically. TRST is an optional JTAG reset.

Symbol	Parameter	Min.	Max.	Units
tJCYC	JTAG Clock Input Period	100		ns
tлсн	JTAG Clock HIGH	40	_	ns
tJCL	JTAG Clock Low	40	_	ns
tır	JTAG Clock Rise Time		5 <sup>(1)</sup>	ns
tJF	JTAG Clock Fall Time		5 <sup>(1)</sup>	ns
<b>U</b> RST	JTAG Reset	50	_	ns
tu rsr	JTAG Reset Recovery	50	_	ns
tJCD	JTAG Data Output		20	ns
tJDC	JTAG Data Output Hold	0	_	ns
tus	JTAG Setup	25		ns
ţлн	JTAG Hold	25		ns

#### JTAG AC Electrical Characteristics<sup>(1,2,3,4)</sup>

# Scan Register Sizes

Register Name	Bit Size		
Instruction (IR)	4		
Bypass (BYR)	1		
JTAG Identification (JIDR)	32		
Boundary Scan (BSR)	Note (1)		

NOTE:

1. The Boundary Scan Descriptive Language (BSDL) file for this device is available by contacting your local IDT sales representative.

15282 tbl 03

#### NOTES:

1. Guaranteed by design.

2. AC Test Load (Fig. 1) on external output signals.

3. Refer to AC Test Conditions stated earlier in this document.

4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

# JTAG Identification Register Definitions (SA Version only)

Instruction Field	Value	Description		
Revision Number (31:28) 0x2 Reserved f		Reserved for version number.		
IDT Device ID (27:12)	0x209, 0x20B	Defines IDT part number 71V3557and 71V3559, respectively.		
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT.		
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register.		

15282 tbl 02

# Available JTAG Instructions

Instruction	Description	OPCODE
EXTEST	Forces contents of the boundary scan cells onto the device outputs <sup>(1)</sup> . Places the boundary scan register (BSR) between TDI and TDO.	
SAMPLE/PRELOAD	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs <sup>(2)</sup> and outputs <sup>(1)</sup> to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.	0001
DEVICE_ID	Loads the JTAG ID register (JIDR) with the vendor ID code and places the register between TDI and TDO.	0010
HIGHZ	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.	0011
RESERVED		0100
RESERVED	Several combinations are reserved. Do not use codes other than those	0101
RESERVED	identified for EXTEST, SAMPLE/PRELOAD, DEVICE_ID, HIGHZ, CLAMP, VALIDATE and BYPASS instructions.	0110
RESERVED		0111
CLAMP	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.	1000
RESERVED		1001
RESERVED		1010
RESERVED	Same as above.	1011
RESERVED		1100
VALIDATE	LIDATE Automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mand ated by the IEEE std. 1149.1 specification.	
RESERVED	Same as above.	1110
BYPASS	The BYPASS instruction is used to truncate the boundary scan register as a single bit in length.	1111

NOTES:


1. Device outputs = All device outputs except TDO.

2. Device inputs = All device inputs except TDI, TMS, and  $\overline{\text{TRST}}$ .

P5C-4045

2 7 2

# 100-Pin Thin Quad Plastic Flatpack (TQFP) Package Diagram Outline



# 119 Ball Grid Array (BGA) Package Diagram Outline

