

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









64K x 32 3.3V Synchronous SRAM Pipelined Outputs Burst Counter, Single Cycle Deselect

IDT71V632

Features

- 64K x 32 memory configuration
- Supports high system speed:

Commercial:

- A4 4.5ns clock access time (117 MHz)
 Commercial and Industrial:
- 5 5ns clock access time (100 MHz)
- 6 6ns clock access time (83 MHz)
- 7 7ns clock access time (66 MHz)
- Single-cycle deselect functionality (Compatible with Micron Part # MT58LC64K32D7LG-XX)
- ◆ LBO input selects interleaved or linear burst mode
- Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx)
- Power down controlled by ZZ input
- Operates with a single 3.3V power supply (+10/-5%)
- Packaged in a JEDEC Standard 100-pin rectangular plastic thin quad flatpack (TQFP)
- Green parts available, see ordering information

Description

The IDT71V632 is a 3.3V high-speed SRAM organized as $64K \times 32$ with full support of the PentiumTM and PowerPCTM processor interfaces. The pipelined burst architecture provides cost-effective 3-1-1-1 secondary cache performance for processors up to 117MHz.

The IDT71V632 SRAM contains write, data, address, and control registers. Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the extreme end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V632 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will be pipelined for one cycle before it is available on the next rising clock edge. If burst mode operation is selected (\overline{ADV} =LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses will be defined by the internal burst counter and the \overline{LBO} input pin.

The IDT71V632 SRAM utilizes IDT's high-performance, high-volume 3.3V CMOS process, and is packaged in a JEDEC Standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) for optimum board density in both desktop and notebook applications.

Pin Description Summary

A0-A15	Address Inputs	Input	Synchronous
CE	Chip Enable	Input	Synchronous
CS ₀ , \overline{CS}_1	Chips Selects	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
GW	Global Write Enable	Input	Synchronous
BWE	Byte Write Enable	Input	Synchronous
BW1, BW2, BW3, BW4	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ĀDV	Burst Address Advance	Input	Synchronous
ADSC	Address Status (Cache Controller)	Input	Synchronous
ADSP	Address Status (Processor)	Input	Synchronous
ĪBO	Linear / Interleaved Burst Order	Input	DC
ZZ	Sleep Mode	Input	Asynchronous
I/O0-I/O31	Data Input/Output	I/O	Synchronous
VDD, VDDQ	3.3V	Power	N/A
Vss, Vssq	Array Ground, I/O Ground	Power	N/A

Pentium processor is a trademark of Intel Corp.
PowerPC is a trademark of International Business Machines, Inc.

3619 tbl 01

FEBRUARY 2017


Pin Definitions⁽¹⁾

Symbol	Pin Function	I/O	Active	Description
A0-A15	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and \overline{ADSC} Low or \overline{ADSP} Low and \overline{CE} Low.
ADSC	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. \overline{ADSC} is an active LOW input that is used to load the address registers with new addresses. \overline{ADSC} is NOT GATED by \overline{CE} .
ADSP	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. $\overline{\text{ADSP}}$ is an active LOW input that is used to load the address registers with new addresses. $\overline{\text{ADSP}}$ is gated by $\overline{\text{CE}}$.
ADV	Burst Address Advance	I	LOW	Synchronous Address Advance. $\overline{\text{ADV}}$ is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When this input is HIGH the burst counter is not incremented; that is, there is no address advance.
BWE	Byte Write Enable	I	LOW	Synchronous byte write enable gates the byte write inputs $\overline{BW}_1-\overline{BW}_4$. If \overline{BWE} is LOW at the rising edge of CLK then \overline{BW}_X inputs are passed to the next stage in the circuit. A byte write can still be blocked if \overline{ADSP} is LOW at the rising edge of CLK. If \overline{ADSP} is HIGH and \overline{BW}_X is LOW at the rising edge of CLK then data will be written to the SRAM. If \overline{BWE} is HIGH then the byte write inputs are blocked and only \overline{GW} can initiate a write cycle.
BW1-BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. \overline{BW}_1 controls I/O(7:0), \overline{BW}_2 controls I/O(15:8), etc. Any active byte write causes all outputs to be disabled. \overline{ADSP} LOW disables all byte writes. \overline{BW}_1 – \overline{BW}_4 must meet specified setup and hold times with respect to CLK.
CE	Chip Enable	I	LOW	Synchronous chip enable. \overline{CE} is used with CSo and \overline{CS}_1 to enable the IDT71V632. \overline{CE} also gates \overline{ADSP} .
CLK	Clock	I	N/A	This is the clock input. All timing references for the device are made with respect to this input.
CS ₀	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. CSo is used with $\overline{\text{CE}}$ and $\overline{\text{CS}}_1$ to enable the chip.
CS ₁	Chip Select 1	I	LOW	Synchronous active LOW chip select. \overline{CS}_1 is used with \overline{CE} and CSo to enable the chip.
GW	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 8-bit data bytes when LOW on the rising edge of CLK. \overline{GW} supercedes individual byte write enables.
I/O0-I/O31	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
LBO	Linear Burst Order	I	LOW	Asynchronous burst order selection DC input. When \overline{LBO} is HIGH the Interleaved (Intel) burst sequence is selected. When \overline{LBO} is LOW the Linear (PowerPC) burst sequence is selected. \overline{LBO} is a static DC input and must not change state while the device is operating.
ŌĒ	Output Enable	I	LOW	Asynchronous output enable. When \overline{OE} is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When \overline{OE} is HIGH the I/O pins are in a high-impedence state.
VDD	Power Supply	N/A	N/A	3.3V core power supply inputs.
VDDQ	Power Supply	N/A	N/A	3.3V I/O power supply inputs.
Vss	Ground	N/A	N/A	Core ground pins.
VssQ	Ground	N/A	N/A	VO ground pins.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the chip.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V632 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.

NOTE:

^{1.} All synchronous inputs must meet specified setup and hold times with respect to CLK.

Functional Block Diagram



Absolute Maximum Ratings(1)

Symbol	Rating	Value	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to VDD+0.5	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	۰C
Рт	Power Dissipation	1.0	W
Іоит	DC Output Current	50	mA

3619 tbl 05

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDD, VDDQ and Input terminals only.
- 3. I/O terminals.

Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz, TQFP package)$

(1A 120 0,1 1.0milz, 1 Ql 1 publicge)									
Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit					
CIN	Input Capacitance	VIN = 3dV	6	pF					
Cvo	I/O Capacitance	Vout = 3dV	7	pF					

3619 tbl 06

NOTE

 This parameter is guaranteed by device characterization, but not production tested.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	Vss	VDD	VDDQ
Commercial	0°C to +70°C	0V	3.3V+10/-5%	3.3V+10/-5%
Industrial	-40°C to +85°C	0V	3.3V+10/-5%	3.3V+10/-5%

3619 tbl 03


Recommended DC Operating Conditions

Symbol	Parameter	Min.	Max.	Unit
VDD	Core Supply Voltage	3.135	3.63	V
VDDQ	I/O Supply Voltage	3.135	3.63	V
Vss, Vssq	Ground	0	0	V
VIH	Input High Voltage — Inputs	2.0	5.0 ⁽¹⁾	V
VIH	Input High Voltage — I/O	2.0	VDDQ+0.3(2)	V
VIL	Input Low Voltage	-0.3 ⁽³⁾	0.8	٧

3619 tbl 04

- 1. Vih (max) = 6.0V for pulse width less than tcyc/2, once per cycle.
- 2. VIH (max) = VDDQ + 1.0V for pulse width less than tcyc/2, once per cycle.
- 3. VIL (min) = -1.0V for pulse width less than tcyc/2, once per cycle.

Pin Configuration



Top View TQFP

- 1. Pin 14 can either be directly connected to VDD or not connected.
- 2. Pin 64 can be left unconnected and the device will always remain in active mode.

Synchronous Truth Table^(1,2)

Operation	Address Used	CE	CS ₀	CS ₁	ADSP	ADSC	ĀDV	Ū₩	BWE	BW x	ŌĒ ⁽³⁾	CLK	I/O
Deselected Cycle, Power Down	None	Н	Х	Х	Х	L	Х	Х	Х	Х	Х	1	Hi-Z
Deselected Cycle, Power Down	None	L	Х	Н	L	Х	Х	Х	Х	Х	Х	1	Hi-Z
Deselected Cycle, Power Down	None	L	L	Х	L	Х	Х	Х	Х	Х	Х	1	Hi-Z
Deselected Cycle, Power Down	None	L	Х	Н	Х	L	Х	Х	Х	Х	Х	1	Hi-Z
Deselected Cycle, Power Down	None	L	L	Х	Х	L	Х	Х	Х	Х	Х	1	Hi-Z
Read Cycle, Begin Burst	External	L	Н	L	L	Х	Х	Х	Х	Х	L	1	Dout
Read Cycle, Begin Burst	External	L	Н	L	L	Х	Х	Х	Х	Х	Н	1	Hi-Z
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	Н	Х	L	1	Dout
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	L	Н	L	1	Dout
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	L	Н	Н	1	Hi-Z
Write Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	L	L	Х	1	DIN
Write Cycle, Begin Burst	External	L	Н	L	Н	L	Х	L	Х	Х	Х	1	Din
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Н	Х	L	1	Dout
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Н	Х	Н	1	Hi-Z
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Х	Н	L	1	Dout
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Х	Н	Н	1	Hi-Z
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Н	Х	L	1	Dout
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Н	Х	Н	1	Hi-Z
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Х	Н	L	1	Dout
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Х	Н	Н	1	Hi-Z
Write Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	L	L	Х	1	Din
Write Cycle, Continue Burst	Next	Χ	Х	Х	Н	Н	L	L	Х	Х	Х	1	DIN
Write Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	L	L	Х	1	Din
Write Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	L	Х	Х	Х	1	DIN
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Н	Х	L	1	Dout
Read Cycle, Suspend Burst	Current	Χ	Х	Х	Н	Н	Н	Н	Н	Х	Н	1	Hi-Z
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Х	Н	L	1	Dout
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Х	Н	Н	1	Hi-Z
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Н	Х	L	1	Dout
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Н	Х	Н	1	Hi-Z
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Х	Н	L	1	Dout
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Х	Н	Н	1	Hi-Z
Write Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	L	L	Х	1	Din
Write Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	L	Х	Х	Х	1	Din
Write Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	L	L	Х	1	DIN
Write Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	L	Х	Х	Х	1	DIN

NOTES:

L = VIL, H = VIH, X = Don't Care.
 ZZ = LOW for this table.

3. $\overline{\text{OE}}$ is an asynchronous input.

Synchronous Write Function Truth Table⁽¹⁾

Operation	GW	BWE	BW ₁	BW ₂	BW₃	BW ₄
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write all Bytes	L	Х	Х	Х	Х	Х
Write all Bytes	Н	L	L	L	L	L
Write Byte 1 ⁽²⁾	Н	L	L	Н	Н	Н
Write Byte 2 ⁽²⁾	Н	L	Н	L	Н	Н
Write Byte 3 ⁽²⁾	Н	L	Н	Н	L	Н
Write Byte 4 ⁽²⁾	Н	L	Н	Н	Н	L

NOTES:

3619 tbl 08

- 1. $L = V_{IL}$, $H = V_{IH}$, X = Don't Care.
- 2. Multiple bytes may be selected during the same cycle.

Asynchronous Truth Table⁽¹⁾

Operation ⁽²⁾	ŌĒ	ZZ	I/O Status	Power
Read	L	L	Data Out (I/Oo - I/O31)	Active
Read	Н	L	High-Z	Active
Write	Х	L	High-Z — Data In (I/Oo - I/O31)	Active
Deselected	Х	L	High-Z	Standby
Sleep	Х	Н	High-Z	Sleep

NOTES: 3619 tbl 09

Interleaved Burst Sequence Table (LBO=VDD)

	Sequence 1	Sequence 1 Sequence 2		Sequence 4
	A1 A0	A1 A0	A1 A0	A1 A0
First Address	0 0	0 1	1 0	1 1
Second Address	0 1	0 0	1 1	1 0
Third Address	1 0	1 1	0 0	0 1
Fourth Address ⁽¹⁾	1 1	1 0	0 1	0 0

NOTE:

3619 tbl 10

Linear Burst Sequence Table (LBO=Vss)

	Sequence 1		Seque	Sequence 2		Sequence 3		nce 4
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

NOTE:

^{1.} L = VIL, H = VIH, X = Don't Care.

^{2.} Synchronous function pins must be biased appropriately to satisfy operation requirements.

^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state.

^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V +10/-5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
IIul	Input Leakage Current	VDD = Max., VIN = 0V to VDD	_	5	μA
lllzzl	ZZ and LBO Input Leakage Current ⁽¹⁾	VDD = Max., VIN = 0V to VDD	_	30	μA
IILOI	Output Leakage Current	$\overline{CE} \ge V$ IH or $\overline{OE} \ge V$ IH, V OUT = 0V to V DD, V DD = M ax.	_	5	μA
Vol (3.3V)	Output Low Voltage	IOL = 5mA, VDD = Min.	_	0.4	V
Vон (3.3V)	Output High Voltage	IOH = -5mA, VDD = Min.	2.4	_	V

NOTE:

3619 tbl 12

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾ (VHD = VDDQ – 0.2V, VLD = 0.2V)


			SA4 ^(3,4)		S5		S6		\$7		
Symbol	Parameter	Test Conditions	Com'l.	Ind.	Com'l.	Ind.	Com'l.	Ind.	Com'l.	Ind.	Unit
lod	Operating Power Supply Current	Device Selected, Outputs Open, $V_{DD} = Max.$, $V_{IN} \ge V_{IH}$ or $\le V_{IL}$, $f = f_{MAX}^{(2)}$	220	_	200	200	180	180	160	160	mA
ISB	Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = Max.$, $V_{IN} \ge V_{IH}$ or $\le V_{IL}$, $f = f_{MAX}^{(2)}$	70	_	65	65	60	60	55	55	mA
ISB1	Full Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = Max., V_{IN} \ge V_{HD} \text{ or } \le V_{LD}, f = 0^{(2)}$	15	_	15	15	15	15	15	15	mA
lzz	Full Sleep Mode Power Supply Current	ZZ ≥ VHD, VDD = Max.	10	_	10	10	10	10	10	10	mA

NOTES:

3619 tbl 13

- 1. All values are maximum guaranteed values.
- 2. At f = fmax, inputs are cycling at the maximum frequency of read cycles of 1/tcyc while ADSC = LOW; f=0 means no input lines are changing.
- 3. SA4 speed grade corresponds to a tcD of 4.5 ns.
- 4. 0°C to +70°C temperature range only.

AC Test Loads







Figure 3. Lumped Capacitive Load, Typical Derating



3619 drw 04

* Including scope and jig capacitance.

Figure 2. High-Impedence Test Load (for tohz, tchz, tolz, and tDc1)

AC Test Conditions

Input Pulse Levels	0 to 3.0V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

^{1.} The LBO pin will be internally pulled to Vpp if it is not actively driven in the application and the ZZ pin will be internally pulled to Vss if not actively driven.

AC Electrical Characteristics

(VDD, VDDQ = 3.3V +10/-5%, Commercial and Industrial Temperature Ranges)

		71V632SA4 ^(5,6)		71V632S5		71V632S6		71V632S7		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
CLOCK PARA	AMETERS		!		!				!	
tcyc	Clock Cycle Time	8.5	_	10	_	12	_	15		ns
tcH ⁽¹⁾	Clock High Pulse Width	3.5	_	4	_	4.5	_	5	_	ns
tcL ⁽¹⁾	Clock Low Pulse Width	3.5	_	4	_	4.5	_	5	_	ns
OUTPUT PAR	RAMETERS	•		•						
tcD	Clock High to Valid Data		4.5	_	5	_	6	_	7	ns
tcpc	Clock High to Data Change	1.5	_	1.5	_	2	_	2	_	ns
tcLz ⁽²⁾	Clock High to Output Active	0	_	0	_	0	_	0	_	ns
tcHz ⁽²⁾	Clock High to Data High-Z	1.5	4	1.5	5	2	5	2	6	ns
toe	Output Enable Access Time	_	4	_	5	_	5	_	6	ns
toLz ⁽²⁾	Output Enable Low to Data Active	0	_	0	_	0	_	0	_	ns
tonz ⁽²⁾	Output Enable High to Data High-Z		4	_	4	_	5	_	6	ns
SETUP TIME	S	•		•	•					
tsa	Address Setup Time	2.2	_	2.5	_	2.5	_	2.5	_	ns
tss	Address Status Setup Time	2.2	_	2.5	_	2.5	_	2.5	_	ns
tsD	Data in Setup Time	2.2	_	2.5	_	2.5	_	2.5	_	ns
tsw	Write Setup Time	2.2	_	2.5	_	2.5	_	2.5	_	ns
tsav	Address Advance Setup Time	2.2	_	2.5	_	2.5	_	2.5	_	ns
tsc	Chip Enable/Select Setup Time	2.2	_	2.5	_	2.5	_	2.5	_	ns
HOLD TIMES	•	•	,		,					
tha	Address Hold Time	0.5	_	0.5	_	0.5	_	0.5	_	ns
ths	Address Status Hold Time	0.5	_	0.5	_	0.5	_	0.5	_	ns
thD	Data In Hold Time	0.5	_	0.5	_	0.5	_	0.5	_	ns
thw	Write Hold Time	0.5	_	0.5	_	0.5	_	0.5	_	ns
thav	Address Advance Hold Time	0.5	_	0.5	_	0.5	_	0.5	_	ns
thc	Chip Enable/Select Hold Time	0.5	_	0.5	_	0.5	_	0.5	_	ns
SLEEP MODE	E AND CONFIGURATION PARAMETERS									
tzzpw	ZZ Pulse Width	100	_	100	_	100	_	100	_	ns
tzzr ⁽³⁾	ZZ Recovery Time	100	_	100	_	100	_	100	_	ns
tcfg ⁽⁴⁾	Configuration Set-up Time	34	_	40	_	50	_	50	_	ns

NOTES:

- 1. Measured as HIGH above 2.0V and LOW below 0.8V.
- 2. Transition is measured ±200mV from steady-state.
- 3. Device must be deselected when powered-up from sleep mode.
- 4. tcFG is the minimum time required to configure the device based on the $\overline{\text{LBO}}$ input. $\overline{\text{LBO}}$ is a static input and must not change during normal operation.
- 5. The 71V632SA4 speed grade corresponds to a tcD of 4.5ns.
- 6. 0°C to +70°C temperature range only.

Timing Waveform of Pipelined Read Cycle^(1,2)

3619 drw 06

NOTES:

DATAOUT

1. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay, O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where Ao and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.

O1(Ay)

O2(Ay)

O3(Ay)

Burst Pipelined Read

O4(Ay)

O1(Ay)

O2(Ay)

2. ZZ input is LOW and LBO is Don't Care for this cycle.

Output

Disabled


CLK

3. CS0 timing transitions are identical but inverted to the $\overline{\text{CE}}$ and $\overline{\text{CS1}}$ signals. For example, when $\overline{\text{CE}}$ and $\overline{\text{CS1}}$ are LOW on this waveform, CS0 is HIGH.

Pipelined

Read


tclz



Timing Waveform of Combined Pipelined Read and Write Cycles^(1,2,3)

tcyc CLK tch tcl tHS **ADSP ADDRESS** ŌĒ tsd thd toE tolz tcD 11(Ay) **DATAIN** toHZ tcpc tclz **DATA**OUT O1(Ax) O3(Az) O2(Az) **Pipelined** Single Read Pipelined Burst Read Write 3619 drw 07

- 1. Device is selected through entire cycle; $\overline{\text{CE}}$ and $\overline{\text{CS}}$ 1 are LOW, CS0 is HIGH.
- 2. ZZ input is LOW and LBO is Don't Care for this cycle.
- 3. O1(Ax) represents the first output from the external address Ax. I1 (Ay) represents the first input from the external address Ay. O1(Az) represents the first output from the external address Az; O2(Az) represents the next output data in the burst sequence of the base address Az, etc. where Ao and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.



- 1. ZZ input is LOW, BWE is HIGH, and LBO is Don't Care for this cycle.
- 2. O4(Aw) represents the final output data in the burst sequence of the base address Aw. I1(Ax) represents the first input from the external address Ax. I1(Ay) represents the first input fro Ay, 12(Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. In the case of input I2(Ay) this data is valid for two cycles because \overline{ADV} is high and has suspended the burst.
- 3. CS0 timing transitions are identical but inverted to the $\overline{\text{CE}}$ and $\overline{\text{CS1}}$ signals. For example, when $\overline{\text{CE}}$ and $\overline{\text{CS1}}$ are LOW on this waveform. CS0 is HIGH.


Timing Waveform of Write Cycle No.

N

Byte Controlled^(1,2,3)


CLK **ADSP ADSC ADDRESS** tHW BWE is ignored when ADSP initiates burst tsw BWE thw tsw BWx is ignored when ADSP initiates burst B₩x CE, CS₁ (Note 3) ADV (ADV suspends burst) ŌĒ 12(Az) XX 13(Az) X I1(Ay) I3(Ay) DATAIN 11(Ax) 12(Av) I2(Av) I1(Az) → tohz **DATA**OUT O3(Aw) O4(Aw) Burst Extended Single Read **Burst Write Burst Write** Write 3104 drw 09

- 1. ZZ input is LOW, \overline{GW} is HIGH, and \overline{LBO} is Don't Care for this cycle.
- 2. O4(Aw) represents the final output data in the burst sequence of the base address Aw. I1(Ax) represents the first input from the external address Ay, I2(Ay) represents the next input data in the burst sequence of the base address Ay, etc. where Ao and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. In the case of input I2(Ay) this data is valid for two cycles because ADV is high and has suspended the burst.
- 3. CS0 timing transitions are identical but inverted to the $\overline{\text{CE}}$ and $\overline{\text{CS1}}$ signals. For example, when $\overline{\text{CE}}$ and $\overline{\text{CS1}}$ are LOW on this waveform, CS0 is HIGH.




- 1. Device must power up in deselected Mode.
- 2. LBO input is Don't Care for this cycle.
- It is not necessary to retain the state of the input registers throughout the Power-down cycle.
 CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

Non-Burst Read Cycle Timing Waveform




- 1. ZZ input is LOW, \overline{ADV} is HIGH and \overline{LBO} is Don't Care for this cycle.
- 2. (Ax) represents the data for address Ax, etc.
- 3. For read cycles, ADSP and ADSC function identically and are therefore interchangeable.

Non-Burst Write Cycle Timing Waveform



- 1. ZZ input is LOW, \overline{ADV} and \overline{OE} are HIGH, and \overline{LBO} is Don't Care for this cycle.
- 2. (Ax) represents the data for address Ax, etc.
- Although only GW writes are shown, the functionality of BWE and BWx together is the same as GW.
 For write cycles, ADSP and ADSC have different limitations.

Ordering Information



NOTES:

- $1. \quad \text{Contact your local sales of fice for industrial temp range for other speeds, packages and powers.} \\$
- 2. Green parts available. For specific speeds, packages and powers contact your local sales office.
- 3. Commercial only.

Part Number	Speed in Megahertz	tco Parameter	Clock Cycle Time
71V632SA4PF	117 MHz	4.5 ns	8.5 ns
71V632S5PF	100 MHz	5 ns	10 ns
71V632S6PF	83 MHz	6 ns	12 ns
71V632S7PF	66 MHz	7 ns	15 ns

Datasheet Document History

9/9/99		Updated to new format
	Pg. 1, 8, 9, 17	Revised speed offerings to 66–117MHz
	Pg. 15, 16	Added non-burst read and write cycle timing diagrams
	Pg. 18	Added Datasheet Document History
09/30/99	Pg. 1, 4, 8, 9, 17	Added industrial temperature range offerings
04/04/00	Pg. 17	Added 100pinTQFP package Diagram Outline
08/09/00		Not recommended for new designs
08/17/01		Removed "Not recommended for new designs" from the background on the datasheet
02/28/07	Pg. 18	Added Z generation die step to data sheet ordering information.
10/16/08	Pg. 18	Removed "IDT" from orderable part number.
05/27/10	Pg. 17	Added "Restricted hazardous substance device" to the ordering information
02/24/17	Pg. 1	Removed Z from device part number
		Added green availability to features
	Pg. 5	Update PK100-1 to package code PKG100 and restore overbars
	Pg. 14	Restored Sleep (ZZ) Timing Waveform
	Pg. 16	Restored Non-Burst Write Cycle Timing Waveform
		Removed PSC Package Diagram
	Pg. 17	Restored Ordering Information: Added Green, Tape & Reel, Tray and footnote indicators
		Removed Z Die Stepping indicator in Ordering Information



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: sramhelp@idt.com 408-284-4532