## imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## 

## 256K x 36, 512K x 18 3.3V Synchronous ZBT™ SRAMs 3.3V I/O, Burst Counter Flow-Through Outputs

## Features

- 256K x 36, 512K x 18 memory configurations
- Supports high performance system speed 100 MHz (7.5 ns Clock-to-Data Access)
- ZBT<sup>TM</sup> Feature No dead cycles between write and read cycles
- Internally synchronized output buffer enable eliminates the need to control OE
- Single R/W (READ/WRITE) control pin
- 4-word burst capability (Interleaved or linear)
- Individual byte write (BW1 BW4) control (May tie active)
- Three chip enables for simple depth expansion
- 3.3V power supply (±5%)
- 3.3V (±5%) I/O Supply (VDDQ)
- Power down controlled by ZZ input
- Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA)
- Green parts available, see ordering information

## Description

The IDT71V65703/5903 are 3.3V high-speed 9,437,184-bit (9 Megabit) synchronous SRAMs organized as 256K x 36 / 512K x 18. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus they have been given the name ZBT<sup>TM</sup>, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and on the next clock cycle the associated data cycle occurs, be it read or write.

The IDT71V65703/5903 contain address, data-in and control signal registers. The outputs are flow-through (no output data register). Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V65703/5903 to be suspended as long as necessary. All synchronous inputs are ignored when CEN is high and the internal device registers will hold their previous values.

There are three chip enable pins ( $\overline{CE_1}$ , CE<sub>2</sub>,  $\overline{CE_2}$ ) that allow the user to deselect the device when desired. If any one of these three is not asserted when ADV/ $\overline{LD}$  is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state one cycle after the chip is deselected or a write is initiated.

The IDT71V65703/5903 have an on-chip burst counter. In the burst mode, the IDT71V65703/5903 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the LBO input pin. The LBO pin selects between linear and interleaved burst sequence. The ADV/LD signal is used to load a new external address (ADV/LD = LOW) or increment the internal burst counter (ADV/LD = HIGH).

The IDT71V65703/5903 SRAMs utilize a high-performance CMOS process and are packaged in a JEDEC Standard 14mm x 20mm 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and a 165 fine pitch ball grid array (fBGA).

•	····· · ····,		
A0-A 18	Address Inputs	Input	Synchronous
$\overline{CE}$ 1, CE 2, $\overline{CE}$ 2	Chip Enables	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
R/W	Read/Write Signal	Input	Synchronous
CEN	Clock Enable	Input	Synchronous
$\overline{\text{BW}}_{1}$ , $\overline{\text{BW}}_{2}$ , $\overline{\text{BW}}_{3}$ , $\overline{\text{BW}}_{4}$	Individual Byte Write Selects	Input	Synchronous
СІК	Clock	Input	N/A
ADV/LD	Advance Burst Address/Load New Address	Input	Synchronous
LBO	Linear/Interleaved Burst Order	Input	Static
ZZ	Sleep Mode	Input	Asynchronous
VO0-VO31, VOP1-VOP4	Data Input/Output	VO	Synchronous
VDD, VDDQ	Core Power, VO Power	Supply	Static
Vss	Ground	Supply	Static

## **Pin Description Summary**

5298 tbl 01

## **OCTOBER 2014**


## Pin Definitions<sup>(1)</sup>

Symbol	Pin Function	I/O	Active	Description
A0-A18	Address Inputs	Ι	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, $ADV/\overline{LD}$ low, $\overline{CEN}$ low, and true chip enables.
ADV/ID	Advance / Load	Ι	N/A	$ADV/\overline{LD}$ is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When $ADV/\overline{LD}$ is low with the chip deselected, any burst in progress is terminated. When $ADV/\overline{LD}$ is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when $ADV/\overline{LD}$ is sampled high.
R/W	Read / Write	Ι	N/A	$R/\overline{W}$ signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place one clock cycle later.
CEN	Clock Enable	Ι	LOW	Synchronous Clock Enable Input. When $\overline{\text{CEN}}$ is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of $\overline{\text{CEN}}$ sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, $\overline{\text{CEN}}$ must be sampled low at rising edge of clock.
BW1-BW4	Individual Byte Write Enables	Ι	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When $R/W$ and $ADV/LD$ are sampled low) the appropriate byte write signal ( $\overline{BW}_1-\overline{BW}_4$ ) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when $R/W$ is sampled high. The appropriate byte(s) of data are written into the device one cycle later. $\overline{BW}_1-\overline{BW}_4$ can all be tied low if always doing write to the entire 36-bit word.
CE1, CE2	Chip Enables	I	LOW	Synchronous active low chip enable. $\overline{CE_1}$ and $\overline{CE_2}$ are used with CE <sub>2</sub> to enable the IDT71V65703/5903 ( $\overline{CE_1}$ or $\overline{CE_2}$ sampled high or CE <sub>2</sub> sampled low) and ADV/ $\overline{LD}$ low at the rising edge of clock, initiates a deselect cycle. The ZBT <sup>M</sup> has a one cycle deselect, i.e., the data bus will tri-state one clock cycle after deselect is initiated.
CE2	Chip Enable	Ι	HIGH	Synchronous active high chip enable. CE <sub>2</sub> is used with $\overline{CE}_1$ and $\overline{CE}_2$ to enable the chip. CE <sub>2</sub> has inverted polarity but otherwise identical to $\overline{CE}_1$ and $\overline{CE}_2$ .
CLK	Clock	Ι	N/A	This is the clock input to the IDT71V65703/5903. Except for $\overline{OE}$ , all timing references for the device are made with respect to the rising edge of CLK.
I/O0-I/O31 I/OP1-I/OP4	Data Input/Output	Ι/O	N/A	Data input/output (I/O) pins. The data input path is registered, triggered by the rising edge of CLK. The data output path is flow-through (no output register).
LBO	Linear Burst Order	Ι	LOW	Burst order selection input. When $\overline{\text{LBO}}$ is high the Interleaved burst sequence is selected. When $\overline{\text{LBO}}$ is low the Linear burst sequence is selected. $\overline{\text{LBO}}$ is a static input, and it must not change during device operation.
ŌĒ	Output Enable	Ι	LOW	Asynchronous output enable. $\overline{OE}$ must be low to read data from the 71V65703/5903. When $\overline{OE}$ is HIGH the I/O pins are in a high-impedance state. $\overline{OE}$ does not need to be actively controlled for read and write cycles. In normal operation, $\overline{OE}$ can be tied low.
ZZ	Sleep Mode	Ι	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V65703/5903 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.
Vdd	Power Supply	N/A	N/A	3.3V core power supply.
VDDQ	Power Supply	N/A	N/A	3.3V VO supply.
Vss	Ground	N/A	N/A	Ground.


NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

## Functional Block Diagram — 256K x 36



## Functional Block Diagram — 512K x 18



## **Recommended DC Operating Conditions**

Symbol	Parameter	Min.	Тур.	Max.	Unit			
Vdd	Core Supply Voltage	3.135	3.3	3.465	۷			
VDDQ	I/O Supply Voltage	3.135	3.3	3.465	۷			
Vss	Ground	0	0	0	۷			
V⊪	Input High Voltage - Inputs	2.0		VDD + 0.3	۷			
V⊪	Input High Voltage - I/O	2.0		VDDQ + 0.3	۷			
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>		0.8	۷			
5298 tbl 0								

## NOTE:

1. VIL (min.) = -1.0V for pulse width less than tcyc/2, once per cycle.


## Recommended Operating Temperature and Supply Voltage

Grade	Temperature <sup>(1)</sup>	Vss	Vdd	Vddq
Commercial	0°C to +70°C	0V	3.3V±5%	3.3V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	3.3V±5%

NOTE:

1. TA is the "instant on" case temperature.

## Pin Configuration — 256K x 36




5298 tbl 05

## Top View 100 TQFP

## NOTES:

- 1. Pins 14 and 66 do not have to be connected directly to Vss as long as the input voltage is  $\leq$  VIL.
- 2. Pin 16 does not have to be connected directly to VDD as long as the input voltage is  $\geq$  VIH.
- 3. Pins 84 is reserved for a future 16M.
- 4. DNU = Do not use. Pins 38, 39, 42 and 43 are reserved for respective JTAG pins TMS, TDI, TDO and TCK. The current die revision allows these pins to be left unconnected, tied LOW (Vss), or tied HIGH (VbD).



## **Top View** 100 TQFP

## NOTES:

NOTE:

- 1. Pins 14 and 66 do not have to be connected directly to Vss as long as the input voltage is  $\leq$  VIL.
- 2. Pin 16 does not have to be connected directly to VDD as long as the input voltage is > VIH.
- 3. Pin 84 is reserved for a future 16M.
- 4. DNU = Do not use. Pins 38, 39, 42 and 43 are reserved for respective JTAG pins: TMS, TDI, TDO and TCK. The current die revision allows these pins to be left unconnected, tied LOW (Vss), or tied HIGH (VDD).

## 100 TQFP Capacitance<sup>(1)</sup>

## $(TA = +25^{\circ}C, f = 1.0 MHz)$

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Ciℕ	Input Capacitance	VIN = 3dV	5	pF
Ci/o	I/O Capacitance	Vout = 3dV	7	pF

## 165 fBGA Capacitance<sup>(1)</sup> $(T_A = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit			
CIN	Input Capacitance	VIN = 3dV	TBD	pF			
Ci/o	I/O Capacitance	Vout = 3dV	TBD	pF			
5298 tbl 07b							

1. This parameter is guaranteed by device characterization, but not production tested

## Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial & Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM <sup>(3,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDD	V
VTERM <sup>(4,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDD +0.5	V
VTERM <sup>(5,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	V
<b>T</b> . (7)	Commercial	0 to +70	°C
TA <sup>(7)</sup>	Industrial	-40 to +85	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	2.0	W
Іоит	DC Output Current	50	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDD terminals only.
- 3. VDDQ terminals
- 4. Input terminals only.
- 5. I/O terminals only.
- 6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. TA is the "instant on" case temperature.

## 119 BGA Capacitance<sup>(1)</sup>

## (TA = +25 °C, f = 1.0 MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	7	рF
Cvo	I/O Capacitance	Vout = 3dV	7	рF

5298 tbl 07a

only.		
only		



5298 tbl 07

## Pin Configuration — 256K x 36, 119 BGA

_	1	2	3	4	5	6	7			
Α		<b>O</b> <sub>A6</sub>	O A4	O NC(3)	0 A8 O	<b>O</b> A16				
в	O NC	O CE2	<b>O</b> A3		<b>A</b> 9		O NC			
с	O NC	<b>O</b> A7	O A2	O VDD	<b>O</b> A12	<b>O</b> A15	O NC			
D	<b>O</b> I/O16	<b>О</b> І/ОР3	O VSS	O NC	O VSS	O I/OP2	<b>O</b> I/O15			
Е	<b>O</b> I/O17	<b>O</b> I/O18	O VSS		O VSS	<b>O</b> I/O13	<b>O</b> I/O14			
F	O VDDQ	<b>O</b> I/O19	O VSS	0 M M	O VSS	<b>O</b> I/O12	O VDDQ			
G	0 I/O20	O I/O21	O BW3	A17	$\frac{O}{BW^2}$	<b>O</b> I/O11	<b>O</b> I/O10			
н	0 1/022	0 I/O23	VSS	O R/W	Vss		0 I/O8			
J	VDDQ	O VDD	O VDD(2)	O VDD	O VSS(1)	O VDD				
к	0 I/O24 0	0 I/O26		O CLK O	O VSS O	O 1/O6 O	O 1/07 O			
L	1/O25	1/O27	BW4	NC		1/O4 O	I/O <sup>5</sup>			
м		1/O28	O VSS O			1/O3 O				
Ν	I/O29	I/O30	Vss	A1	VSS	1/O2 O	I/O1 O			
Р	0 I/O31	O I/OP4	VSS		O VSS	I/OP1	0 1/00			
R	NC NC	<b>O</b> A <sup>5</sup>		O VDD	O VSS(1)	<b>O</b> A13				
т	O NC	O NC	O A10	<b>O</b> A11	<b>O</b> A14	O NC	NC O ZZ			
U	O VDDQ	O DNU <sup>(4)</sup>	O DNU <sup>(4)</sup>	O DNU <sup>(4)</sup>	O DNU <sup>(4)</sup>	O DNU <sup>(4)</sup>	O VDDQ			
	Ton View 5298 drw 13a									

Top View

## Pin Configuration — 512K x 18, 119 BGA

_	1	2	3	4	5	6	7
	0	0	0	0	0	0	0
A	VDDQ	<b>A</b> 6	A4	NC(3) O	A8	A16	VDDQ
	0	0	0	0	0	0	0
в	NC	CE2	Aз	ADV/LD	<b>A</b> 9	CE2	NC
	0	0	0	0	0	0	0
c	NC	A7	A2	VDD	A13	A17	NC
	0	0	0	0	0	0	0
D	I/O8	NC	Vss	NC	Vss	I/O	NC
	0	0	0	0	0	0	0
E	NC	I/O9	Vss	CE1	Vss	NC	I/O
	0	Ō	0	ō	0	0	0
F	VDDQ	NC	Vss	ŌĒ	Vss	I/O	VDDQ
	0	0	0	ŏ	0	0	0
G	NC	I/O10	BW2	A18	VSS	NC	I/O
-	0	0	Ö	Ö	0	0	õ
н	I/O11	NC	VSS	R/W	VSS	I/O	NC
	ŏ	ŏ	Ö	õ	Ö	ŏ	ŏ
J	VDDQ	VDD	VDD(2)	VDD	VSS(1)	VDD	VDDQ
-	0	ō	o 🤇	ō	0	ō	0
κ	NC	I/O12	VSS	CLK	VSS	NC	I/O
	õ	Ő	0	Õ	0	õ	ŏ
L	I/O13	NC	VSS	NC	BW1	I/O	NC
-	<b>0</b>	ŏ	õ	ö	Ö	ŏ	ŏ
м	VDDQ	I/O14	VSS	CEN	vss	NC	VDDQ
	Ö	<b>O</b>	ŏ	Ö	ŏ	Ö	°0
N	I/O15	NC	Vss	A1	Vss	1/0	NC
	0	Ö	ò	õ	ò	ő	ŏ
Р	NC	I/OP2	Vss	A0	Vss	NC	1/0
r	O	0	0	0	0	O	<b>o</b>
R	NC	A5		VDD	VSS(1)	A12	NC
	O	O O	LBO O	O	<b>O</b>	0	o
т	NC	A10	A15	NC	A14	A11	ZZ
'	O	0	0	O	<b>O</b>	0	<b>o</b>
υ	VDDQ	DNU <sup>(4)</sup>	VDDQ				
υL	VUDQ						
			<b>—</b>	\/:			5298 drw 131

## **Top View**

## NOTES:

1. R5 and J5 do not have to be directly connected to Vss as long as the input voltage is < VIL.

2. J3 does not have to be connected directly to VDD as long as the input voltage is  $\geq$  VIH.

3. A4 is reserved for future 16M.

4. DNU = Do not use; Pin U2, U3, U4, U5 and U6 are reserved for respective JTAG pins: TMS, TDI, TCK, TDO and TRST. The current die revision allows these pins to be left unconnected, tied LOW (Vss), or tied HIGH (VDD).

Pin Configuration — 256K x 36, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
А	NC <sup>(3)</sup>	A7	CE1	<b>BW</b> 3	BW2	ICE2	CEN	ADV/LD	A17	A8	NC
В	NC	A6	CE2	BW4	BW1	CLK	R/W	ŌĒ	NC <sup>(3)</sup>	A9	NC <sup>(3)</sup>
С	I/OP3	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	I/OP2
D	I/O17	I/O16	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O15	I/O14
Е	I/O19	I/O18	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O13	I/O12
F	I/O21	I/O20	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O11	I/O10
G	I/O23	I/O22	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O9	I/O8
Н	VSS <sup>(1)</sup>	$VDD^{(2)}$	NC	VDD	Vss	Vss	Vss	VDD	NC	NC	ZZ
J	I/O25	I/O24	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O7	I/O6
К	I/O27	I/O26	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O5	I/O4
L	I/O29	I/O28	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O3	I/O2
М	I/O31	I/O30	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O1	I/Oo
Ν	I/OP4	NC	VDDQ	Vss	DNU <sup>(4)</sup>	NC	VSS <sup>(1)</sup>	Vss	VDDQ	NC	I/OP1
Ρ	NC	NC <sup>(3)</sup>	<b>A</b> 5	A2	DNU <sup>(4)</sup>	A1	DNU <sup>(4)</sup>	A10	A13	A14	NC
R	LBO	NC <sup>(3)</sup>	A4	Аз	DNU <sup>(4)</sup>	A0	DNU <sup>(4)</sup>	A11	A12	A15	A16

## Pin Configuration — 512K x 18, 165 fBGA

5298 tbl 25a

5298 tb125b

	$= 512 \text{K} \times 10, 105 \text{ IBGA}$												
	1	2	3	4	5	6	7	8	9	10	11		
А		A7	CE1	BW2	NC	CE2	CEN	ADV/LD	A18	A8	A10		
В	NC	A6	CE2	NC	<b>B</b> ₩1	CLK	R/W	ŌĒ		A9	NC <sup>(3)</sup>		
С	NC	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	I/OP1		
D	NC	I/O8	VDDQ	Vdd	Vss	Vss	Vss	VDD	VDDQ	NC	I/O7		
Е	NC	I/O9	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I/O6		
F	NC	I/O10	VDDQ	Vdd	Vss	Vss	Vss	VDD	VDDQ	NC	I/O5		
G	NC	I/O11	VDDQ	Vdd	Vss	Vss	Vss	VDD	VDDQ	NC	I/O4		
Н	VSS <sup>(1)</sup>	VDD <sup>(2)</sup>	NC	VDD	Vss	Vss	Vss	VDD	NC	NC	ZZ		
J	I/O12	NC	VDDQ	Vdd	Vss	Vss	Vss	VDD	VDDQ	I/O3	NC		
К	I/O13	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O2	NC		
L	I/O14	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O1	NC		
М	I/O15	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/Oo	NC		
Ν	I/OP2	NC	VDDQ	Vss	DNU <sup>(4)</sup>	NC	VSS <sup>(1)</sup>	Vss	VDDQ	NC	NC		
Р	NC		<b>A</b> 5	A2	DNU <sup>(4)</sup>	A1	DNU <sup>(4)</sup>	A11	A14	A15	NC		
R	LBO	NC <sup>(3)</sup>	A4	Аз	DNU <sup>(4)</sup>	A0	DNU <sup>(4)</sup>	A12	A13	A16	A17		

## NOTES:

1. Pins H1 and N7 do not have to be connected directly to Vss as long as the input voltage is  $\leq$  VIL.

2. Pin H2 does not have to be connected directly to VDD as long as the input voltage is > VIH.

3. Pin B9, B11, A1, R2 and P2 are reserved for a future 18M, 36M, 72M, 144M and 288M respectively.

<sup>4.</sup> DNU = Do not use. Pins P5, R5, P7, R7 and N5 are reserved for respective JTAG pins: TDI, TMS, TDO, TCK and TRST on future revisions. The current die revision allows these pins to be left unconnected, tied LOW (Vss), or tied HIGH (VDD).

## IDT71V65703, IDT71V65903, 256K x 36, 512K x 18, 3.3V Synchronous ZBT<sup>™</sup> SRAMs with 3.3V I/O, Burst Counter, and Flow-Through Outputs Commercial an

Commercial and Industrial Temperature Ranges

## Synchronous Truth Table<sup>(1)</sup>

CEN	R/W	CE1, CE2 <sup>(5)</sup>	ADV/LD	BWx	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O (One cycle later)
L	L	L	L	Valid	External	Х	LOAD WRITE	D <sup>(7)</sup>
L	Н	L	L	Х	External	Х	LOAD READ	Q <sup>(7)</sup>
L	х	Х	Н	Valid	Internal	Load Write / Burst Write	BURST WRITE (Advance burst counter) <sup>(2)</sup>	D <sup>(7)</sup>
L	х	Х	Н	Х	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter) <sup>(2)</sup>	Q <sup>(7)</sup>
L	Х	Н	L	Х	Х	Х	DESELECT or STOP <sup>(3)</sup>	HIZ
L	Х	Х	Н	Х	Х	DESELECT / NOOP	NOOP	HIZ
н	Х	Х	Х	Х	Х	Х	SUSPEND <sup>(4)</sup>	Previous Value

## NOTES:

5298 tbl 08

1. L = VIL, H = VIH, X = Don't Care.

2. When ADV/LD signal is sampled high, the internal burst counter is incremented. The R/W signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/W signal when the first address is loaded at the beginning of the burst cycle.

 Deselect cycle is initiated when either (CE1, or CE2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state one cycle after deselect is initiated.

4. When CEN is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/Os remains unchanged.

5. To select the chip requires  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $CE_2 = H$  on these chip enable pins. The chip is deselected if any one of the chip enables is false.

6. Device Outputs are ensured to be in High-Z during device power-up.

7. Q - data read from the device, D - data written to the device.

## Partial Truth Table for Writes<sup>(1)</sup>

OPERATION	R/₩	BW 1	BW 2	<b>BW</b> 3 <sup>(3)</sup>	<b>BW</b> 4 <sup>(3)</sup>
READ	Н	Х	Х	Х	Х
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O[0:7], I/OP1) <sup>(2)</sup>	L	L	Н	Н	Н
WRITE BYTE 2 (I/O[8:15], I/OP2) <sup>(2)</sup>	L	Н	L	Н	Н
WRITE BYTE 3 (I/O[16:23], I/OP3) <sup>(2,3)</sup>	L	Н	Н	L	Н
WRITE BYTE 4 (I/O[24:31], I/OP4) <sup>(2.3)</sup>	L	Н	Н	Н	L
NO WRITE	L	Н	Н	Н	Н

5298 tbl 09

## NOTES:

1. L = VIL, H = VIH, X = Don't Care.

2. Multiple bytes may be selected during the same cycle.

3. N/A for x18 configuration.

## Interleaved Burst Sequence Table (**LBO**=VDD)

	Se	Sequence 1		ence 2	Sequ	ence 3	Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	1	0	0	1	0	0
5298								

## NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

## Linear Burst Sequence Table (**LBO**=Vss)

	Seq	Sequence 1		ence 2	Sequ	ence 3	Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	0	0	0	1	1	0
NOTE								5298 tbl 1

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

## Functional Timing Diagram<sup>(1)</sup>

CYCLE	n+29	n+30	n+31	n+32	n+33	n+34	n+35	n+36	n+37	
CLOCK										
<b>ADDRESS <sup>(2)</sup></b> (A0 - A17)	A29	A30	A31	A32	A33	A34	A35	A36	A37	
<b>CONTROL<sup>(2)</sup></b> (R/W, ADV/LD, BWx)	C29	C30	C31	C32	C33	C34	C35	C36	C37	
<b>DATA<sup>(2)</sup></b> I/O [0:31], I/O P[1:4]	D/Q28	D/Q29	D/Q30	D/Q31	D/Q32	D/Q33	D/Q34	D/Q35	D/Q36	

## NOTES:

1. This assumes  $\overline{CEN}$ ,  $\overline{CE_1}$ ,  $CE_2$  and  $\overline{CE_2}$  are all true.

2. All Address, Control and Data\_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data\_Out is valid after a clock-to-data delay from the rising edge of clock.

5298 drw 03

IDT71V65703, IDT71V65903, 256K x 36, 512K x 18, 3.3V Synchronou	s ZBT™ SRAMs with
3.3V I/O, Burst Counter, and Flow-Through Outputs	Commercial and Industrial Temperature Ranges

Cycle	Address	R/W	ADV/LD	<b>CE</b> 1 <sup>(1)</sup>	CEN	BWx	ŌĒ	I/O	select and NOOP Cycles <sup>(</sup> Comments
n	Ao	н	L	L	L	Х	Х	D1	Load read
n+1	Х	Х	н	Х	L	Х	L	Qo	Burst read
n+2	A1	н	L	L	L	Х	L	Q0+1	Load read
n+3	Х	Х	L	Н	L	Х	L	Q1	Deselect or STOP
n+4	Х	Х	Н	Х	L	Х	Х	Z	NOOP
n+5	A2	н	L	L	L	Х	Х	Z	Load read
n+6	Х	Х	Н	Х	L	Х	L	Q2	Burst read
n+7	Х	Х	L	Н	L	Х	L	Q2+1	Deselect or STOP
n+8	Аз	L	L	L	L	L	Х	Z	Load write
n+9	Х	Х	Н	Х	L	L	Х	D3	Burst write
n+10	<b>A</b> 4	L	L	L	L	L	Х	D3+1	Load write
n+11	Х	Х	L	Н	L	Х	Х	D4	Deselect or STOP
n+12	Х	Х	Н	Х	L	Х	Х	Z	NOOP
n+13	<b>A</b> 5	L	L	L	L	L	Х	Z	Load write
n+14	A6	н	L	L	L	Х	Х	D5	Load read
n+15	<b>A</b> 7	L	L	L	L	L	L	Q6	Load write
n+16	Х	Х	Н	Х	L	L	Х	D7	Burst write
n+17	A8	н	L	L	L	Х	Х	D7+1	Load read
n+18	Х	Х	Н	Х	L	Х	L	Q8	Burst read
n+19	A9	L	L	L	L	L	L	Q8+1	Load write

**NOTES:** 1.  $\overline{CE_2}$  timing transition is identical to  $\overline{CE_1}$  signal.  $CE_2$  timing transition is identical but inverted to the  $\overline{CE_1}$  and  $\overline{CE_2}$  signals.

2. H = High; L = Low; X = Don't Care; Z = High Impedence.

## IDT71V65703, IDT71V65903, 256K x 36, 512K x 18, 3.3V Synchronous ZBT<sup>™</sup> SRAMs with 3.3V I/O, Burst Counter, and Flow-Through Outputs Commercial and Industrial Temperature Ranges

## Read Operation<sup>(1)</sup>

Cycle	Address	R/W	ADV/LD	<b>CE</b> 1 <sup>(2)</sup>	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	Н	L	L	L	Х	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	Х	Х	Х	L	Qo	Contents of Address Ao Read Out

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2. CE2 timing transition is identical to CE1 signal. CE2 timing transition is identical but inverted to the CE1 and CE2 signals.

## Burst Read Operation<sup>(1)</sup>

Cycle	Address	R/W	ADV/LD	<b>CE</b> 1 <sup>(2)</sup>	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	Н	L	L	L	Х	Х	Х	Address and Control meet setup
n+1	Х	Х	Н	Х	L	Х	L	Qo	Address Ao Read Out, Inc. Count
n+2	Х	Х	Н	Х	L	Х	L	Q0+1	Address A0+1 Read Out, Inc. Count
n+3	Х	Х	Н	Х	L	Х	L	Q0+2	Address A0+2 Read Out, Inc. Count
n+4	Х	Х	Н	Х	L	Х	L	Q0+3	Address A0+3 Read Out, Load A1
n+5	<b>A</b> 1	Н	L	L	L	Х	L	Qo	Address Ao Read Out, Inc. Count
n+6	Х	Х	Н	Х	L	Х	L	Q1	Address A1 Read Out, Inc. Count
n+7	A2	Н	L	L	L	Х	L	Q1+1	Address A1+1 Read Out, Load A2

## NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2.  $\overline{\text{CE}_2}$  timing transition is identical to  $\overline{\text{CE}_1}$  signal.  $\overline{\text{CE}_2}$  timing transition is identical but inverted to the  $\overline{\text{CE}_1}$  and  $\overline{\text{CE}_2}$  signals.

## Write Operation<sup>(1)</sup>

Cycle	Address	R/₩	ADV/LD	<b>CE</b> 1 <sup>(2)</sup>	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	L	L	L	L	L	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	Х	L	Х	Х	Do	Write to Address Ao
									5298 tbl 15

## NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2.  $\overline{\text{CE}_2}$  timing transition is identical to  $\overline{\text{CE}_1}$  signal.  $\text{CE}_2$  timing transition is identical but inverted to the  $\overline{\text{CE}_1}$  and  $\overline{\text{CE}_2}$  signals.

## **Burst Write Operation**<sup>(1)</sup>

Cycle	Address	R/₩	ADV/LD	<b>CE</b> 1 <sup>(2)</sup>	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	L	L	L	L	L	Х	Х	Address and Control meet setup
n+1	Х	Х	Н	Х	L	L	Х	Do	Address Ao Write, Inc. Count
n+2	Х	Х	Н	Х	L	L	Х	D0+1	Address A0+1 Write, Inc. Count
n+3	Х	Х	Н	Х	L	L	Х	D0+2	Address A0+2 Write, Inc. Count
n+4	Х	Х	Н	Х	L	L	Х	D0+3	Address A0+3 Write, Load A1
n+5	<b>A</b> 1	L	L	L	L	L	Х	Do	Address Ao Write, Inc. Count
n+6	Х	Х	Н	Х	L	L	Х	D1	Address A1 Write, Inc. Count
n+7	A2	L	L	L	L	L	Х	D1+1	Address A1+1 Write, Load A2

## NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2.  $\overline{\text{CE}_2}$  timing transition is identical to  $\overline{\text{CE}_1}$  signal.  $\text{CE}_2$  timing transition is identical but inverted to the  $\overline{\text{CE}_1}$  and  $\overline{\text{CE}_2}$  signals.

5298 tbl 16

5298 tbl 13

200 101 10

5298 tbl 14

## Read Operation with Clock Enable Used<sup>(1)</sup>

Cycle	Address	R/W	ADV/LD	<b>CE</b> 1 <sup>(2)</sup>	CEN	BWx	ŌĒ	I/O	Comments		
n	Ao	Н	L	L	L	Х	Х	Х	AddressAo and Control meet setup		
n+1	Х	Х	Х	Х	Н	Х	Х	Х	Clock n+1 Ignored		
n+2	A1	Н	L	L	L	Х	L	Qo	Address Ao Read out, Load A1		
n+3	Х	Х	Х	Х	Н	Х	L	Qo	Clock Ignored. Data Qo is on the bus.		
n+4	Х	Х	Х	Х	Н	Х	L	Qo	Clock Ignored. Data $Q_0$ is on the bus.		
n+5	A2	Н	L	L	L	Х	L	Q1	Address A1 Read out, Load A2		
n+6	Аз	Н	L	L	L	Х	L	Q2	Address A2 Read out, Load A3		
n+7	<b>A</b> 4	Н	L	L	L	Х	L	Q3	Address A3 Read out, Load A4		

5298 tbl 17

## NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2.  $\overline{CE}_2$  timing transition is identical to  $\overline{CE}_1$  signal. CE<sub>2</sub> timing transition is identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals.

Cycle	Address	R/W	ADV/LD	<b>CE</b> 1 <sup>(2)</sup>	CEN	BWx	ŌĒ	I/O	Comments		
n	Ao	L	L	L	L	L	Х	Х	Address Ao and Control meet setup.		
n+1	Х	Х	Х	Х	Н	Х	Х	Х	Clock n+1 Ignored.		
n+2	<b>A</b> 1	L	L	L	L	L	Х	Do	Write data Do, Load A1.		
n+3	Х	Х	Х	Х	Н	Х	Х	Х	Clock Ignored.		
n+4	Х	Х	Х	Х	Н	Х	Х	Х	Clock Ignored.		
n+5	A2	L	L	L	L	L	Х	D1	Write Data D1, Load A2		
n+6	Аз	L	L	L	L	L	Х	D2	Write Data D2, Load A3		
n+7	A4	L	L	L	L	L	Х	D3	Write Data D3, Load A4		
								-	5298 tbl 18		

## Write Operation with Clock Enable Used<sup>(1)</sup>

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2.  $\overline{CE}_2$  timing transition is identical to  $\overline{CE}_1$  signal.  $CE_2$  timing transition is identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals.

## Read Operation with Chip Enable Used<sup>(1)</sup>

Cycle	Address	R/W	ADV/LD	<b>CE</b> 1 <sup>(2)</sup>	CEN	BWx	ŌĒ	I/O <sup>(3)</sup>	Comments			
n	Х	Х	L	Н	L	Х	Х	?	Deselected.			
n+1	Х	Х	L	Н	L	Х	Х	Z	Deselected.			
n+2	Ao	Н	L	L	L	Х	Х	Z	Address Ao and Control meet setup.			
n+3	Х	Х	L	Н	L	Х	L	Q0	Address Ao read out, Deselected.			
n+4	<b>A</b> 1	Н	L	L	L	Х	Х	Z	Address A1 and Control meet setup.			
n+5	Х	Х	L	Н	L	Х	L	Q1	Address A1 read out, Deselected.			
n+6	Х	Х	L	Н	L	Х	Х	Z	Deselected.			
n+7	A2	Н	L	L	L	Х	Х	Z	Address A2 and Control meet setup.			
n+8	Х	Х	L	Н	L	Х	L	Q2	Address A2 read out, Deselected.			
n+9	Х	Х	L	н	L	Х	Х	Z	Deselected.			

## NOTES:

1. <u>H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.</u></u>

2.  $\overline{CE}_2$  timing transition is identical to  $\overline{CE}_1$  signal. CE<sub>2</sub> timing transition is identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals.

3. Device outputs are ensured to be in High-Z during device power-up.

## Write Operation with Chip Enable Used<sup>(1)</sup>

Cycle	Address	R/₩	ADV/LD	CE <sup>(2)</sup>	CEN	B₩x	ŌĒ	I/O	Comments			
n	Х	Х	L	Н	L	Х	Х	?	Deselected.			
n+1	Х	Х	L	Н	L	Х	Х	Z	Deselected.			
n+2	Ao	L	L	L	L	L	Х	Z	Address Ao and Control meet setup			
n+3	Х	Х	L	Н	L	Х	Х	D0	Data Do Write In, Deselected.			
n+4	A1	L	L	L	L	L	Х	Z	Address A1 and Control meet setup			
n+5	Х	Х	L	Н	L	Х	Х	D1	Data D1 Write In, Deselected.			
n+6	Х	Х	L	Н	L	Х	Х	Z	Deselected.			
n+7	A2	L	L	L	L	L	Х	Z	Address A2 and Control meet setup			
n+8	Х	Х	L	Н	L	Х	Х	D2	Data D <sub>2</sub> Write In, Deselected.			
n+9	Х	Х	L	Н	L	Х	Х	Z	Deselected.			
OTES.									5298 tbl 2			

## NOTES:

1. <u>H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.</u>

2.  $\overline{CE} = L$  is defined as  $\overline{CE}_1 = L$ ,  $\overline{CE}_2 = L$  and  $CE_2 = H$ .  $\overline{CE} = H$  is defined as  $\overline{CE}_1 = H$ ,  $\overline{CE}_2 = H$  or  $CE_2 = L$ .

\_\_\_\_

## **DC Electrical Characteristics Over the Operating** Temperature and Supply Voltage Range (VDD = 3.3V±5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
llul	Input Leakage Current	$V_{DD} = Max., V_{IN} = 0V$ to $V_{DD}$	_	5	μA
Lı	LBO Input Leakage Current <sup>(1)</sup>	Vdd = Max., Viℕ = 0V to Vdd		30	μA
lllol	Output Leakage Current	Vout = 0V to Vcc		5	μA
Vol	Output Low Voltage	IOL = +8mA, $VDD = Min$ .	_	0.4	V
Vон	Output High Voltage	Юн = -8mA, VDD = Min.	2.4	_	V
IOTE:	-	•			5298 tbl 21

NOTE:

1. The LBO pin will be internally pulled to Vob if it is not actively driven in the application and the ZZ pin will be internally pulled to Vss if not actively driven.

## **DC Electrical Characteristics Over the Operating** Temperature and Supply Voltage Range<sup>(1)</sup> (VDD = 3.3V±5%)


Symbol	Parameter	Test Conditions	7.5	7.5ns		ıs	8.5	Unit	
Symbol	Farameter		Com'l	Ind	Com'l	Ind	Com'l	Ind	Unit
ldd	Operating Power Supply Current	Device Selected, Outputs Open, ADV/ $\overline{LD}$ = X, VDD = Max., VIN $\geq$ VIH or $\leq$ VIL, f = fMAX <sup>(2)</sup>	275	295	250	270	225	245	mA
ISB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = Max., V_{IN} \ge V_{HD} \text{ or } \le V_{LD}, $ $f = 0^{(2,3)}$	40	60	40	60	40	60	mA
ISB2	Clock Running Power Supply Current	Device Deselected, Outputs Open, VDD = Max., VIN $\geq$ VHD or $\leq$ VLD, f = fMAX <sup>(2,3)</sup>	105	125	100	120	95	115	mA
ISB3	Idle Power Supply Current	$\label{eq:central_constraint} \begin{array}{l} \hline Device Selected, Outputs Open, \\ \hline \hline CEN \geq V \text{IH}, \ V \text{DD} = Max., \\ \hline V \text{IN} \geq V \text{HD} \ \text{or} \leq V \text{LD}, \ f = f \text{MAX}^{(2,3)} \end{array}$	40	60	40	60	40	60	mA
lzz	Full Sleep Mode Supply Current	$\label{eq:constraint} \begin{array}{l} \hline Device Selected, Outputs Open, \\ \hline \hline CEN \leq VIL, VDD = Max., ZZ \geq VHD \\ \hline VIN \geq VHD \ or \leq VLD, \ f = fMax^{(2,3)} \end{array}$	40	60	40	60	40	60	mA

NOTES:

1. All values are maximum guaranteed values.

2. At f = fMAX, inputs are cycling at the maximum frequency of read cycles of 1/tcyc; f=0 means no input lines are changing.

3. For I/Os VHD = VDDQ - 0.2V, VLD = 0.2V. For other inputs VHD = VDD - 0.2V, VLD = 0.2V.



## AC Test Conditions

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figure 1

5298 tbl 23

5298 tbl 22

Figure 2. Lumped Capacitive Load, Typical Derating

## **AC Electrical Characteristics**

(VDD = 3.3V±5%, Commercial and Industrial Temperature Ranges)

		7.	ōns	8	ns	8.5		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc	Clock Cycle Time	10	_	10.5	_	11		ns
tсн <sup>(1)</sup>	Clock High Pulse Width	2.5	_	2.7		3.0		ns
tcL <sup>(1)</sup>	Clock Low Pulse Width	2.5		2.7		3.0		ns
Output Par	ameters							
tCD	Clock High to Valid Data	_	7.5		8	_	8.5	ns
tCDC	Clock High to Data Change	2		2		2		ns
toLz <sup>(2,3,4)</sup>	Clock High to Output Active	3		3		3		ns
tcHz <sup>(2, 3,4)</sup>	Clock High to Data High-Z	_	5		5		5	ns
tOE	Output Enable Access Time	_	5		5		5	ns
toLz <sup>(2,3)</sup>	Output Enable Low to Data Active	0		0		0		ns
tонz <sup>(2,3)</sup>	Output Enable High to Data High-Z	_	5		5	_	5	ns
Set Up Tim	les							
tse	Clock Enable Setup Time	2.0		2.0		2.0		ns
tsa	Address Setup Time	2.0		2.0		2.0		ns
tsp	Data In Setup Time	2.0		2.0		2.0		ns
tsw	Read/Write (R/W) Setup Time	2.0	_	2.0		2.0		ns
tSADV	Advance/Load (ADV/LD) Setup Time	2.0	_	2.0	_	2.0		ns
tsc	Chip Enable/Select Setup Time	2.0	_	2.0		2.0		ns
tsв	Byte Write Enable ( $\overline{BW}x$ ) Setup Time	2.0	_	2.0		2.0		ns
Hold Time	5							
tHE	Clock Enable Hold Time	0.5		0.5	_	0.5	—	ns
tha	Address Hold Time	0.5		0.5		0.5		ns
thd	Data In Hold Time	0.5		0.5		0.5		ns
tHW	Read/Write (R/W) Hold Time	0.5		0.5		0.5		ns
thadv	Advance/Load (ADV/LD) Hold Time	0.5		0.5		0.5		ns
tHC	Chip Enable/Select Hold Time	0.5		0.5		0.5		ns
tнв	Byte Write Enable (BWx) Hold Time	0.5		0.5		0.5		ns

5298 tbl 24


NOTES:

1. Measured as HIGH above 0.6VDDQ and LOW below 0.4VDDQ.

2. Transition is measured ±200mV from steady-state.

3. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.

4. To avoid bus contention, the output buffers are designed such that tCHZ (device turn-off) is about 1ns faster than tCLZ (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because tCLZ is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than tCHZ, which is a Max. parameter (worse case at 70 deg. C, 3.135V).



# **Commercial and Industrial Temperature Ranges**


1. Q (A1) represents the first output from the external address A1. Q (A2) represents the first output from the external address A2; Q (A2+1) represents the next output data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.

2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.

3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.

NOTES:


4. R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the RW signal when new address and control are loaded into the SRAM.



## Timing Waveform of Write Cycles<sup>(1,2,3,4,5)</sup> IDT71V65703, IDT71V65903, 256K x 36, 512K x 18, 3.3V Synchronous ZBT™ SRAMs with 3.3V I/O, Burst Counter, and Flow-Through Outputs Commercial and Industrial Temperature Ranges

## NOTES:


- 1. D (A1) represents the first input to the external address A1. D (A2) represents the first input to the external address A2; D (A2+1) represents the next input data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
- 2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
- 3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
- 4. R/W is don't care when the SRAM is bursting (ADV/ID sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.
- 5. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.



## NOTES:


10

- Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
  CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
- 3. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.



## NOTES:

- Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
  CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
- 3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propogating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
- 4. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.




## NOTES:

- 1. Q (A1) represents the first output from the external address A1. D (A3) represents the input data to the SRAM corresponding to address A3 etc.
- 2. CE2 timing transitions are identical but inverted to the  $\overline{CE}_1$  and  $\overline{CE}_2$  signals. For example, when  $\overline{CE}_1$  and  $\overline{CE}_2$  are LOW on this waveform, CE2 is HIGH.
- 3. When either one of the Chip enables (CE1, CE2, CE2) is sampled inactive at the rising clock edge, a deselect cycle is initiated. The data-bus tri-states one cycle after the initiation of the deselect cycle. This allows for any pending data transfers (reads or writes) to be completed.
- 4. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

21


IDT71V65703, IDT71V65903, 256K x 36, 512K x 18, 3.3V Synchronous ZBT™ SRAMs with 3.3V I/O, Burst Counter, and Flow-Through Outputs Commercial and Industrial Temperature Ranges

## Timing Waveform of **OE** Operation<sup>(1)</sup>



NOTE:

1. A read operation is assumed to be in progress.



## NOTE:

1. 71V65703 only.

## **Datasheet Document History**

12/31/99		Created new part number and datasheet from 71V657/59 to 71v65703/5903
04/20/00	Pg.5,6	Add JTAG reset pins to TQFP pin configuration; removed footnote
	5 - , -	Add clarification note to Recommended Operating Temperature and Absolute Max Ratings tables
	Pg. 7	Add note to BGA pin configuration; corrected typo within pinout
	Pg. 21	InsertTQFP Package Diagram Outline
05/23/00	-	Add new package offering: 13mm x 15mm, 165 fine pitch ball grid array
	Pg. 23	Correction on 119 Ball Grid Array Package diagram Outline
07/28/00	Pg. 5-8	Remove JTAG pins from TQFP, BG119 and BQ165 pinouts, refer to IDT71V656xx and
		IDT71V658xx device errata sheet
	Pg. 7,8	Correct error in pinout, B2 on BG119 and B1 on BQ165 pinout
	Pg. 23	Update BG119 package diagram dimensions
11/04/00	Pg. 8	Add reference note to pin N5 on the BQ165 pinout, reserved for JTAG TRST
	Pg. 15	Add Izz to DC Electrical Characteristics
12/04/02	Pg. 1-25	Changed datasheet from Preliminary to final release
	Pg. 5,6,15,16,25	Added I temp to datasheet
12/18/02	Pg. 1,2,5,6,7,8	Removed JTAG functionality for current die revision
	Pg. 7	Corrected pin configuration on the x36, 119 BGA. Switched pins I/O0 and I/OP1.
10/16/14	Pg. 1	Added green availability to Features and corrected a typo
	Pg. 15	DC Electrical Chars Table corrected typos for IDD in the Industrial Temp range for the
		8.0ns & 8.5ns speed grades
	Pg. 22	Removed IDT from and added green and T&R indicators to the ordering information
		Added <sup>(1)</sup> footnote annotation to 75 access speed in the ordering information table
		Added the corresponding footnote to the text "71V65703 only".



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Rd San Jose, CA 95138

## for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: sramhelp@idt.com 408-284-4532

The IDT logo is a registered trademark of Integrated Device Technology, Inc.