



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# 73S1209F

## Self-Contained PINpad, Smart Card Reader IC UART to ISO7816 / EMV Bridge IC

Simplifying System Integration™

### DATA SHEET

December 2008

#### GENERAL DESCRIPTION

The Teridian Semiconductor Corporation 73S1209F is a versatile and economical CMOS System-on-Chip device intended for smart card reader applications. More generally, it is suitable anywhere a UART to ISO-7816 / EMV bridge function is needed. The circuit is built around an 80515 high-performance core; it features primarily an ISO-7816 / EMV interface and a generic asynchronous serial interface. Delivered with turnkey Teridian embedded firmware, it forms a ready-to-use smart card reader solution that can be seamlessly incorporated into any microprocessor-based system where a serial line is available.

The solution is scalable, thanks to a built-in I<sup>2</sup>C interface that allows to drive external electrical smart card interfaces such as Teridian 73S8010R/C ICs. This makes the solution immediately able to support multi-card slots or multi-SAM architectures.

In addition, the 73S1209F features a 5x6 PINpad interface, 9 user I/Os, 2 LED outputs (programmable current), multiple interrupt options and an analog voltage input (for DC voltage monitoring such as battery level detection) that make it suitable for low-cost PINpad reader devices.

The 80515 CPU core instruction set is compatible with the industry standard 8051, while offering one clock-cycle per instruction processing power (most instructions). With a CPU clock running up to 24MHz, it results in up to 24MIPS available that meets the requirements of various encryption needs such as AES, DES / 3-DES and even RSA (for PIN encryption for instance).

The circuit requires a single 6MHz to 12MHz crystal.

The respective 73S1209F embedded memories are 32KB Flash program memory, 2KB user XRAM memory, and 256B IRAM memory. Dedicated FIFOs for the ISO7816 UART are independent from the user XRAM and IRAM.

Alternatively to the turnkey firmware offered by Teridian, customers can develop their own embedded firmware directly within their application or using Teridian 73S1209F Evaluation Board through a JTAG-like interface.

Overall, the Teridian 73S1209F IC requires 2 distinct power supply voltages to operate normally with full support of all smart card voltages, 1.8V, 3V and 5V. The digital power supply V<sub>DD</sub> requires a 2.7V to 3.6V voltage, and the analog power supply V<sub>PC</sub> requires typically a 4.75V to 6.0V.

While the V<sub>DD</sub> is used to power up the CPU core and the digital functions of the IC, the V<sub>PC</sub> voltage is used to supply the proper V<sub>CC</sub> voltage to the smart card interface: The chip incorporates an low drop-out linear voltage regulator that generates the smart card power-supply V<sub>CC</sub> from the power supply source V<sub>PC</sub>.

Embedded Flash memory is in-system programmable and lockable by means of on-silicon fuses. This makes the 73S1209F suitable for both development and production phases.

Teridian Semiconductor Corporation offers with its 73S1209F a very comprehensive set of software libraries for EMV. Refer to the *73S12xxF Software User's Guide* for a complete description of the Application Programming Interface (API Libraries) and related Software modules.

A complete array of development and programming tools, libraries and demonstration boards enable rapid development and certification of readers that meet most demanding smart card standards.

#### APPLICATIONS

- UART to ISO-7816 / EMV Bridges
- PINpad smart card readers:
  - With serial connectivity
  - Ideal for low-cost POS Terminals) & Digital Identification (Secure Login, Gov't ID...)
- SIM Readers in Telecom & Personal Wireless devices
- Payphones and vending machines
- General purpose smart card readers

#### ADVANTAGES

- Reduced BOM
- Low-Cost
- Dual power supply required 3.3V and 5V typical
- Higher performance CPU core (up to 24MIPS)
- Built-in EMV/ISO slot, expandable to multi-slots
- Powerful In-Circuit Emulation and Programming
- A complete set of EMV4.1 / ISO-7816 libraries
- Turnkey PC/SC and CCID firmware and host drivers
  - Supported OS: Windows XP, Windows™ Mobile; Windows CE; Linux
  - Other OS: Contact Teridian Semiconductor

## FEATURES

### 80515 Core:

- 1 clock cycle per instruction (most instructions)
- CPU clocked up to 24MHz
- 32kB Flash memory with security
- 2kB XRAM (User Data Memory)
- 256 byte IRAM
- Hardware watchdog timer

### Oscillators:

- Single low-cost 6MHz to 12MHz crystal
- An Internal PLL provides all the necessary clocks to each block of the system

### Interrupts:

- Standard 80C515 4-priority level structure
- 9 different sources of interrupt to the core

### Power Down Modes:

- 2 standard 80C515 Power Down and IDLE modes
- Extensive device power down mode

### Timers:

- (2) Standard 80C52 timers T0 and T1
- (1) 16-bit timer

### Built-in ISO-7816 Card Interface:

- Linear regulator produces VCC for the card (1.8V, 3V or 5V)
- Full compliance with EMV 4.1
- Activation/Deactivation sequencers
- Auxiliary I/O lines (C4 and C8 signals)
- 7kV ESD protection on all interface pins

### Communication with Smart Cards:

- ISO-7816 UART for protocols T=0, T=1
- (2) 2-Byte FIFOs for transmit and receive
- Configured to drive multiple external Teridian 73S8010x interfaces (for multi-SAM architectures)

### Communication Interfaces:

- Full-duplex serial interface (1200bps to 115kbps UART)
- I<sup>2</sup>C Master Interface (400kbps)

### Man-Machine Interface and I/Os:

- 5x6 Keyboard (hardware scanning, debouncing and scrambling)
- (9) User I/Os
- Up to 2 programmable current outputs (LED)

### Voltage Detection:

- Analog Input (detection range: 1.0V to 2.5V)
- Operating Voltage:
- 2.7V to 3.6V Digital power supply
- 4.75 to 5.5V Analog, smart card power supply

### Operating Temperature:

- -40°C to 85°C

### Package:

- 68-pin QFN, 44-pin QFN

### Software:

- Turnkey firmware:
  - Compliant with PC/SC, CCID, ISO7816 and EMV4.1 specifications
  - Features a Power Down mode accessible from the host
  - Supports Plug & Play over serial interface
  - Windows® XP driver available (\*)
  - Windows CE / Mobile driver available (\*)
  - Linux and other OS: Upon request
- Or for custom developments:
  - A complete set of ISO-7816, EMV4.1 and low-level libraries are available for T=0 / T=1
  - Two-level Application Programming Interface (ANSI C-language libraries)

(\*) Contact Teridian Semiconductor for conditions and availability

## Table of Contents

<b>1</b>	<b>Hardware Description.....</b>	<b>8</b>
1.1	Pin Description.....	8
1.2	Hardware Overview .....	11
1.3	80515 MPU Core .....	11
1.3.1	80515 Overview .....	11
1.3.2	Memory Organization .....	11
1.4	Program Security .....	16
1.5	Special Function Registers (SFRs) .....	18
1.5.1	Internal Data Special Function Registers (SFRs).....	18
1.5.2	IRAM Special Function Registers (Generic 80515 SFRs) .....	19
1.5.3	External Data Special Function Registers (SFRs) .....	21
1.6	Instruction Set.....	23
1.7	Peripheral Descriptions.....	23
1.7.1	Oscillator and Clock Generation.....	23
1.7.2	Power Control Modes .....	27
1.7.3	Interrupts.....	32
1.7.4	UART .....	39
1.7.5	Timers and Counters .....	44
1.7.6	WD Timer (Software Watchdog Timer) .....	46
1.7.7	User (USR) Ports .....	49
1.7.8	Analog Voltage Comparator .....	51
1.7.9	LED Drivers .....	53
1.7.10	I <sup>2</sup> C Master Interface .....	54
1.7.11	Keypad Interface.....	61
1.7.12	Emulator Port.....	67
1.7.13	Smart Card Interface Function .....	68
1.7.14	VDD Fault Detect Function .....	102
<b>2</b>	<b>Typical Application Schematics .....</b>	<b>103</b>
<b>3</b>	<b>Electrical Specification.....</b>	<b>105</b>
3.1	Absolute Maximum Ratings .....	105
3.2	Recommended Operating Conditions .....	105
3.3	Digital IO Characteristics .....	106
3.4	Oscillator Interface Requirements .....	106
3.5	DC Characteristics: Analog Input .....	106
3.6	Smart Card Interface Requirements .....	107
3.7	DC Characteristics.....	109
3.8	Voltage / Temperature Fault Detection Circuits .....	109
<b>4</b>	<b>Equivalent Circuits .....</b>	<b>110</b>
4.1	Package Pin Designation (68-pin QFN) .....	117
4.2	Package Pin Designation (44-pin QFN) .....	118
4.3	Packaging Information .....	119
<b>5</b>	<b>Ordering Information .....</b>	<b>121</b>
<b>6</b>	<b>Related Documentation.....</b>	<b>121</b>
<b>7</b>	<b>Contact Information.....</b>	<b>121</b>
	<b>Revision History .....</b>	<b>122</b>

## Figures

Figure 1: IC Functional Block Diagram .....	7
Figure 2: Memory Map .....	15
Figure 3: Clock Generation and Control Circuits .....	24
Figure 4: Oscillator Circuit.....	26
Figure 5: Power-Down Control.....	27
Figure 6: Detail of Power-Down Interrupt Logic .....	28
Figure 7: Power-Down Sequencing .....	28
Figure 8: External Interrupt Configuration.....	32
Figure 9: I <sup>2</sup> C Write Mode Operation.....	55
Figure 10: I <sup>2</sup> C Read Operation.....	56
Figure 11: Simplified Keypad Block Diagram.....	61
Figure 12: Keypad Interface Flow Chart .....	63
Figure 13: Smart Card Interface Block Diagram.....	68
Figure 14: External Smart Card Interface Block Diagram.....	69
Figure 15: Asynchronous Activation Sequence Timing .....	72
Figure 16: Deactivation Sequence .....	72
Figure 17: Smart Card CLK and ETU Generation .....	73
Figure 18: Guard, Block, Wait and ATR Time Definitions.....	74
Figure 19: Synchronous Activation .....	76
Figure 20: Example of Sync Mode Operation: Generating/Reading ATR Signals .....	76
Figure 21: Creation of Synchronous Clock Start/Stop Mode Start Bit in Sync Mode .....	77
Figure 22: Creation of Synchronous Clock Start/Stop Mode Stop Bit in Sync Mode .....	77
Figure 23: Operation of 9-bit Mode in Sync Mode .....	78
Figure 24: 73S1209F Typical PINpad, Smart Card Reader Application Schematic.....	103
Figure 25: 73S1209F Typical SIM / Smart Card Reader Application Schematic .....	104
Figure 26: 12 MHz Oscillator Circuit .....	110
Figure 27: Digital I/O Circuit .....	110
Figure 28: Digital Output Circuit.....	111
Figure 29: Digital I/O with Pull Up Circuit.....	111
Figure 30: Digital I/O with Pull Down Circuit .....	112
Figure 31: Digital Input Circuit.....	112
Figure 32: Keypad Row Circuit .....	113
Figure 33: Keypad Column Circuit .....	113
Figure 34: LED Circuit.....	114
Figure 35: Test and Security Pin Circuit .....	114
Figure 36: Analog Input Circuit.....	115
Figure 37: Smart Card Output Circuit .....	115
Figure 38: Smart Card I/O Circuit.....	116
Figure 39: PRES Input Circuit.....	116
Figure 40: PRES Input Circuit.....	116
Figure 41: 73S1209F Pinout .....	117
Figure 42: 73S1209F Pinout .....	118
Figure 43: 73S1209F 68 QFN Pinout .....	119
Figure 44: 73S1209F 44 QFN Pinout .....	120

## Tables

Table 1: 73S1209F Pinout Description .....	8
Table 2: MPU Data Memory Map.....	11
Table 3: Flash Special Function Registers .....	13
Table 4: Internal Data Memory Map .....	14
Table 5: Security Control Registers .....	17
Table 6: IRAM Special Function Registers Locations.....	18
Table 7: IRAM Special Function Registers Reset Values.....	19
Table 8: XRAM Special Function Registers Reset Values .....	21
Table 9: PSW Register Flags.....	22
Table 10: Port Registers .....	23
Table 11: Frequencies and Mcount Values for MCLK = 96MHz .....	25
Table 12: The MCLKCtl Register .....	25
Table 13: The MPUCKCtl Register .....	26
Table 14: The INT5Ctl Register .....	29
Table 15: The MISCtl0 Register .....	29
Table 16: The MISCtl1 Register .....	30
Table 17: The MCLKCtl Register .....	30
Table 18: The PCON Register .....	31
Table 19: The IEN0 Register.....	33
Table 20: The IEN1 Register.....	34
Table 21: The IEN2 Register.....	34
Table 22: The TCON Register .....	35
Table 23: The T2CON Register .....	35
Table 24: The IRCON Register .....	36
Table 25: External MPU Interrupts.....	36
Table 26: Control Bits for External Interrupts.....	37
Table 27: Priority Level Groups.....	37
Table 28: The IP0 Register .....	37
Table 29: The IP1 Register .....	38
Table 30: Priority Levels.....	38
Table 31: Interrupt Polling Sequence.....	38
Table 32: Interrupt Vectors.....	38
Table 33: UART Modes.....	39
Table 34: Baud Rate Generation .....	39
Table 35: The PCON Register .....	40
Table 36: The BRCON Register .....	40
Table 37: The MISCtl0 Register .....	41
Table 38: The S0CON Register .....	42
Table 39: The S1CON Register .....	43
Table 40: The TMOD Register .....	44
Table 41: TMOD Register Bit Description.....	44
Table 42: Timers/Counters Mode Description .....	45
Table 43: The TCON Register .....	46
Table 44: The IEN0 Register.....	47
Table 45: The IEN1 Register.....	47
Table 46: The IP0 Register .....	48
Table 47: The WDTREL Register .....	48
Table 48: Direction Registers and Internal Resources for DIO Pin Groups .....	49
Table 49: UDIR Control Bit.....	49
Table 50: Selectable Controls Using the UxIS Bits.....	49
Table 51: The USRIntCtl1 Register .....	50
Table 52: The USRIntCtl2 Register .....	50
Table 53: The USRIntCtl3 Register .....	50
Table 54: The USRIntCtl4 Register .....	50
Table 55: The ACOMP Register .....	51
Table 56: The INT6Ctl Register .....	52

Table 57: The LEDCtl Register .....	53
Table 58: The DAR Register .....	57
Table 59: The WDR Register .....	57
Table 60: The SWDR Register .....	58
Table 61: The RDR Register .....	58
Table 62: The SRDR Register .....	59
Table 63: The CSR Register .....	59
Table 64: The INT6Ctl Register .....	60
Table 65: The KCOL Register .....	64
Table 66: The KROW Register .....	64
Table 67: The KSCAN Register .....	65
Table 68: The KSTAT Register .....	65
Table 69: The KSIZE Register .....	66
Table 70: The KORDERL Register .....	66
Table 71: The KORDERH Register .....	67
Table 72: The INT5Ctl Register .....	67
Table 73: The SCSel Register .....	79
Table 74: The SCInt Register .....	80
Table 75: The SCIE Register .....	81
Table 76: The VccCtl Register .....	82
Table 77: The VccTmr Register .....	83
Table 78: The CRDCtl Register .....	84
Table 79: The STXCtl Register .....	85
Table 80: The STXData Register .....	86
Table 81: The SRXCtl Register .....	86
Table 82: The SRXData Register .....	87
Table 83: The SCCtl Register .....	88
Table 84: The SCECtl Register .....	89
Table 85: The SCDIR Register .....	90
Table 86: The SPrtcol Register .....	91
Table 87: The SCCLK Register .....	92
Table 88: The SCECLK Register .....	92
Table 89: The SParCtl Register .....	93
Table 90: The SByteCtl Register .....	94
Table 91: The FDReg Register .....	95
Table 92: Divider Ratios Provided by the ETU Counter .....	95
Table 93: Divider Values for the ETU Clock .....	96
Table 94: The CRCMsB Register .....	97
Table 95: The CRCLsB Register .....	97
Table 96: The BGT Register .....	98
Table 97: The EGT Register .....	98
Table 98: The BWTB0 Register .....	99
Table 99: The BWTB1 Register .....	99
Table 100: The BWTB2 Register .....	99
Table 101: The BWTB3 Register .....	99
Table 102: The CWTB0 Register .....	99
Table 103: The CWTB1 Register .....	99
Table 104: The ATRLsB Register .....	100
Table 105: The ATRMsB Register .....	100
Table 106: The STSTO Register .....	100
Table 107: The RLength Register .....	100
Table 108: Smart Card SFR Table .....	101
Table 109: The VDDFCtl Register .....	102
Table 110: Order Numbers and Packaging Marks .....	121




Figure 1: IC Functional Block Diagram

# 1 Hardware Description

## 1.1 Pin Description

**Table 1: 73S1209F Pinout Description**

Pin Name	Pin (68 QFN)	Pin (44 QFN)	Type	Equivalent Circuit*	Description
X12IN	10	8	I	<a href="#">Figure 26</a>	MPU clock crystal oscillator input pin. A 1MΩ resistor is required between pins X12IN and X12OUT.
X12OUT	11	9	O	<a href="#">Figure 26</a>	MPU clock crystal oscillator output pin.
ROW (5:0) 0 1 2 3 4 5	21 22 24 34 37 38		I	<a href="#">Figure 32</a>	Keypad row input sense.
COL(4:0) 0 1 2 3 4	12 13 14 16 19		O	<a href="#">Figure 33</a>	Keypad column output scan pins.
USR(8:0) 0 1 2 3 4 5 6 7 8	36 35 33 31 30 29 23 20 32	24 23 22 21 20 19 14 13	IO	<a href="#">Figure 29</a>	General-purpose user pins, individually configurable as inputs or outputs or as external input interrupt ports.
SCL	5	5	O	<a href="#">Figure 28</a>	I <sup>2</sup> C (master mode) compatible Clock signal. Note: the pin is configured as an open drain output. When the I <sup>2</sup> C interface is being used, an external pull up resistor is required. A value of 3K is recommended.
SDA	6	6	IO	<a href="#">Figure 27</a>	I <sup>2</sup> C (master mode) compatible data I/O. Note: this pin is bi-directional. When the pin is configured as output, it is an open drain output. When the I <sup>2</sup> C interface is being used, an external pull up resistor is required. A value of 3K is recommended.
LED(1:0) 0 1	1 3	3 4	IO	<a href="#">Figure 34</a>	Special output drivers, programmable pull-down current to drive LEDs. May also be used as inputs.
RXD	17	11	I	<a href="#">Figure 31</a>	Serial UART Receive data pin.
TXD	18	12	O	<a href="#">Figure 28</a>	Serial UART Transmit data pin.
INT3	51		I	<a href="#">Figure 31</a>	General purpose interrupt input.

Pin Name	Pin (68 QFN)	Pin (44 QFN)	Type	Equivalent Circuit*	Description
INT2	52	32	I	<a href="#">Figure 31</a>	General purpose interrupt input.
SIO	50	31	IO	<a href="#">Figure 27</a>	IO data signal for use with external Smart Card interface circuit such as 73S8010.
SCLK	48	30	O	<a href="#">Figure 28</a>	Clock signal for use with external Smart Card interface circuit.
PRES	64	43	I	<a href="#">Figure 39</a>	Smart Card presence. Active high. Note: the pin has a very weak pull down resistor. In noisy environments, an external pull down may be desired to insure against a false card event.
PRESB	56	35	I	<a href="#">Figure 40</a>	Smart Card presence. Active low. Note: the pin has a very weak pull up resistor. In noisy environments, an external pull up may be desired to insure against a false card event.
CLK	57	36	O	<a href="#">Figure 37</a>	Smart card clock signal.
RST	59	38	O	<a href="#">Figure 37</a>	Smart card Reset signal.
IO	63	42	IO	<a href="#">Figure 38</a>	Smart card Data IO signal.
AUX1	62	41	IO	<a href="#">Figure 38</a>	Auxiliary Smart Card IO signal (C4).
AUX2	61	40	IO	<a href="#">Figure 38</a>	Auxiliary Smart Card IO signal (C8).
VCC	60	39	PSO		Smart Card VCC supply voltage output. A $0.47\mu F$ capacitor is required and should be located at the smart card connector. The capacitor should be a ceramic type with low ESR.
GND	58	37	GND		Smart Card Ground.
VPC	55	34	PSI		Smart Card LDO regulator power supply source. A $10\mu F$ and a $0.1\mu F$ capacitor are required at the VPC input. The $10\mu F$ capacitor should be a ceramic type with low ESR.
TBUS(3:0) 0 1 2 3	53 49 47 43		IO		Trace bus signals for ICE.
RXTX	45	28	IO		ICE control.
ERST	40	25	IO		ICE control.
ISBR	68		IO		ICE control.
TCLK	41	26	I		ICE control.
ANA_IN	15	10	AI	<a href="#">Figure 36</a>	Analog input pin. This signal goes to a programmable comparator and is used to sense the value of an external voltage.
SEC	67	2	I	<a href="#">Figure 35</a>	Input pin for use in programming security fuse. It should be connected to ground when not in use.
TEST	54	33	DI	<a href="#">Figure 35</a>	Test pin, should be connected to ground.

Pin Name	Pin (68 QFN)	Pin (44 QFN)	Type	Equivalent Circuit*	Description
VDD	28 42 65	18 27 44	I		General positive power supply pins. All digital IO is referred to this supply voltage. There is an on-chip regulator that uses VDD to provide power for internal circuits (VPD). A 0.1 $\mu$ F capacitor is recommended at each VDD pin.
N/C	2 4 7 8 26 27 39 46	16 17 29			No connect.
GND	9 25 44	7 15	GND		General ground supply pins for all IO and logic circuits.
RESET	66	1	I	<a href="#">Figure 31</a>	Reset input, positive assertion. Resets logic and registers to default condition.

\* See the figures in the [Equivalent Circuits](#) section.

## 1.2 Hardware Overview

The 73S1209F single smart card controller integrates all primary functional blocks required to implement a smart card reader. Included on chip are an 8051-compatible microprocessor (MPU) which executes up to one instruction per clock cycle (80515), a fully integrated ISO-7816 compliant smart card interface, expansion smart card interface, serial interface, I2C interface, 6 x 5 keypad interface, 2 LED drivers, RAM, FLASH memory, and a variety of I/O pins. A functional block diagram of the 73S1209F is shown in [Figure 1](#).

## 1.3 80515 MPU Core

### 1.3.1 80515 Overview

The 73S1209F includes an 80515 MPU (8-bit, 8051-compatible) that performs most instructions in one clock cycle. The 80515 architecture eliminates redundant bus states and implements parallel execution of fetch and execution phases. Normally a machine cycle is aligned with a memory fetch, therefore, most of the 1-byte instructions are performed in a single cycle. This leads to an 8x performance (average) improvement (in terms of MIPS) over the Intel 8051 device running at the same clock frequency.

Actual processor clocking speed can be adjusted to the total processing demand of the application (cryptographic calculations, key management, memory management, and I/O management) using the XRAM special function register [MPUCKCtl](#).

Typical smart card, serial, keyboard and I2C management functions are available for the MPU as part of Teridian's standard library. A standard ANSI "C" 80515-application programming interface library is available to help reduce design cycle. Refer to the *73S12xxF Software User's Guide*.

### 1.3.2 Memory Organization

The 80515 MPU core incorporates the Harvard architecture with separate code and data spaces. Memory organization in the 80515 is similar to that of the industry standard 8051. There are three memory areas: Program memory (Flash), external data memory (XRAM), and internal data memory (IRAM). Data bus address space is allocated to on-chip memory as shown Table 2

**Table 2: MPU Data Memory Map**

Address (hex)	Memory Technology	Memory Type	Typical Usage	Memory Size (bytes)
0000-7FFF	Flash Memory	Non-volatile	Program and non-volatile data	32KB
0000-07FF	Static RAM	Volatile	MPU data XRAM	2KB
FC00-FFFF	External SFR	Volatile	Peripheral control	1KB

Note: The IRAM is part of the core and is addressed differently.

**Program Memory:** The 80515 can address up to 32KB of program memory space from 0x0000 to 0x7FFF. Program memory is read when the MPU fetches instructions or performs a MOVC operation. After reset, the MPU starts program execution from location 0x0000. The lower part of the program memory includes reset and interrupt vectors. The interrupt vectors are spaced at 8-byte intervals, starting from 0x0003. Reset is located at 0x0000.

**Flash Memory:** The program memory consists of flash memory. The flash memory is intended to primarily contain MPU program code. Flash erasure is initiated by writing a specific data pattern to specific SFR registers in the proper sequence. These special pattern/sequence requirements prevent inadvertent erasure of the flash memory.

The mass erase sequence is:

1. Write 1 to the FLSH\_MEEN bit in the **FLSHCTL** register (SFR address 0xB2[1]).
2. Write pattern 0xAA to **ERASE** (SFR address 0x94).

Note: The mass erase cycle can only be initiated when the ICE port is enabled.

The page erase sequence is:

1. Write the page address to **PGADDR** (SFR address 0xB7[7:1])
2. Write pattern 0x55 to **ERASE** (SFR address 0x94)

The PGADDR register denotes the page address for page erase. The page size is 512 (200h) bytes and there are 128 pages within the flash memory. The **PGADDR** denotes the upper seven bits of the flash memory address such that bit 7:1 of the **PGADDR** corresponds to bit 15:9 of the flash memory address. Bit 0 of the PGADDR is not used and is ignored. The MPU may write to the flash memory. This is one of the non-volatile storage options available to the user. The **FLSHCTL** SFR bit FLSH\_PWE (flash program write enable) differentiates 80515 data store instructions (MOVX@DPTR,A) between Flash and XRAM writes. Before setting FLSH\_PWE, all interrupts need to be disabled by setting EAL = 1. Table 3 shows the location and description of the 73S1209F flash-specific SFRs.

 Any flash modifications must set the CPUCLK to operate at 3.6923 MHz (**MPUCLKCtl** = 0x0C) before any flash memory operations are executed to insure the proper timing when modifying the flash memory.

**Table 3: Flash Special Function Registers**

<b>Register</b>	<b>SFR Address</b>	<b>R/W</b>	<b>Description</b>
ERASE	0x94	W	<p>This register is used to initiate either the Flash Mass Erase cycle or the Flash Page Erase cycle. Specific patterns are expected for ERASE in order to initiate the appropriate Erase cycle (default = 0x00).</p> <p>0x55 – Initiate Flash Page Erase cycle. Must be proceeded by a write to PGADDR @ SFR 0xB7.</p> <p>0xAA – Initiate Flash Mass Erase cycle. Must be proceeded by a write to FLSH_MEEN @ SFR 0xB2 and the debug port must be enabled.</p> <p>Any other pattern written to ERASE will have no effect.</p>
PGADDR	0xB7	R/W	<p>Flash Page Erase Address register containing the flash memory page address (page 0 through 127) that will be erased during the Page Erase cycle (default = 0x00). Note: the page address is shifted left by one bit (see detailed description above).</p> <p>Must be re-written for each new Page Erase cycle.</p>
FLSHCTL	0xB2	R/W	<p>Bit 0 (FLSH_PWE): Program Write Enable:</p> <p>0 – MOVX commands refer to XRAM Space, normal operation (default).</p> <p>1 – MOVX @DPTR,A moves A to Program Space (Flash) @ DPTR.</p> <p>This bit is automatically reset after each byte written to flash. Writes to this bit are inhibited when interrupts are enabled.</p>
		W	<p>Bit 1 (FLSH_MEEN): Mass Erase Enable:</p> <p>0 – Mass Erase disabled (default).</p> <p>1 – Mass Erase enabled.</p> <p>Must be re-written for each new Mass Erase cycle.</p>
		R/W	<p>Bit 6 (SECURE):</p> <p>Enables security provisions that prevent external reading of flash memory and CE program RAM. This bit is reset on chip reset and may only be set. Attempts to write zero are ignored.</p>

**Internal Data Memory:** The Internal data memory provides 256 bytes (0x00 to 0xFF) of data memory. The internal data memory address is always one byte wide and can be accessed by either direct or indirect addressing. The Special Function Registers occupy the upper 128 bytes. **This SFR area is available only by direct addressing. Indirect addressing accesses the upper 128 bytes of Internal RAM.**

The lower 128 bytes contain working registers and bit-addressable memory. The lower 32 bytes form four banks of eight registers (R0-R7). Two bits on the program memory status word (PSW) select which bank is in use. The next 16 bytes form a block of bit-addressable memory space at bit addressees 0x00-0x7F. All of the bytes in the lower 128 bytes are accessible through direct or indirect addressing. Table 4 shows the internal data memory map.

**Table 4: Internal Data Memory Map**

Address	Direct Addressing	Indirect Addressing
0xFF	<b>Special Function Registers (SFRs)</b>	<b>RAM</b>
0x80		
0x7F	<b>Byte-addressable area</b>	
0x30		
0x2F	<b>Byte or bit-addressable area</b>	
0x20		
0x1F	<b>Register banks R0...R7 (x4)</b>	
0x00		

**External Data Memory:** While the 80515 can address up to 64KB of external data memory in the space from 0x0000 to 0xFFFF, only the memory ranges shown in Figure 2 contain physical memory. The 80515 writes into external data memory when the MPU executes a MOVX @Ri,A or MOVX @DPTR,A instruction. The MPU reads external data memory by executing a MOVX A,@Ri or MOVX A,@DPTR instruction.

There are two types of instructions, differing in whether they provide an eight-bit or sixteen-bit indirect address to the external data RAM.

In the first type (MOVX A,@Ri), the contents of R0 or R1, in the current register bank, provide the eight lower-ordered bits of address. This method allows the user access to the first 256 bytes of the 2KB of external data RAM. In the second type of MOVX instruction (MOVX A,@DPTR), the data pointer generates a sixteen-bit address.




Figure 2: Memory Map

**Dual Data Pointer:** The Dual Data Pointer accelerates the block moves of data. The standard DPTR is a 16-bit register that is used to address external memory. In the 8051 core, the standard data pointer is called DPTR, the second data pointer is called DPTR1. The data pointer select bit chooses the active pointer. The data pointer select bit is located at the LSB of the DPS IRAM special function register (DPS.0). DPTR is selected when DPS.0 = 0 and DPTR1 is selected when DPS.0 = 1.

The user switches between pointers by toggling the LSB of the DPS register. All DPTR-related instructions use the currently selected DPTR for any activity.

**Note:** The second data pointer may not be supported by certain compilers.

## 1.4 Program Security

Two levels of program and data security are available. Each level requires a specific fuse to be blown in order to enable or set the specific security mode. Mode 0 security is enabled by setting the SECURE bit (bit 6 of SFR register [FLSHCTL](#) 0xB2). Mode 0 limits the ICE interface to only allow bulk erase of the flash program memory. All other ICE operations are blocked. This guarantees the security of the user's MPU program code. Security (Mode 0) is enabled by MPU code that sets the SECURE bit. The MPU code must execute the setting of the SECURE bit immediately after a reset to properly enable Mode 0. This should be the first instruction after the reset vector jump has been executed. If the "startup.a51" assembly file is used in an application, then it must be modified to set the SECURE bit after the reset vector jump. If not using "startup.a51", then this should be the first instruction in main(). Once security Mode 0 is enabled, the only way to disable it is to perform a global erase of the flash followed by a full circuit reset. Once the flash has been erased and the reset has been executed, security Mode 0 is disabled and the ICE has full control of the core. The flash can be reprogrammed after the bulk erase operation is completed. Global erase of the flash will also clear the data XRAM memory. The security enable bit (SECURE) is reset whenever the MPU is reset. Hardware associated with the bit only allows it to be set. As a result, the code may set the SECURE bit to enable the security Mode 0 feature but may not reset it. Once the SECURE bit is set, the code is protected and no external read of program code in flash or data (in XRAM) is possible. In order to invoke the security Mode 0, the SECSET0 (bit 1 of XRAM SFR register [SECReg](#) 0xFFD7) fuse must be blown beforehand or the security mode 0 will not be enabled. The SECSET0 and SECSET1 fuses once blown, cannot be overridden.

Specifically, when SECURE is set:

- The ICE is limited to bulk flash erase only.
- Page zero of flash memory may not be page-erased by either MPU or ICE. Page zero may only be erased with global flash erase. Note that global flash erase erases XRAM whether the SECURE bit is set or not.
- Writes to page zero, whether by MPU or ICE, are inhibited.

Security mode 1 is in effect when the SECSET1 fuse has been programmed (blown open). In security mode 1, the ICE is completely and permanently disabled. The Flash program memory and the MPU are not available for alteration, observation, or control. As soon as the fuse has been blown, the ICE is disabled. The testing of the SECSET1 fuse will occur during the reset and before the start of pre-boot and boot cycles. This mode is not reversible, nor recoverable. In order to blow the SECSET1 fuse, the SEC pin must be held high for the fuse burning sequence to be executed properly. The firmware can check to see if this pin is held high by reading the SECPIN bit (bit 5 of XRAM SFR register [SECReg](#) 0xFFD7). If this bit is set and the firmware desires, it can blow the SECSET1 fuse. The burning of the SECSET0 does not require the SEC pin to be held high.

In order to blow the fuse for SECSET1 and SECSET0, a particular set of register writes in a specific order need to be followed. There are two additional registers that need to have a specific value written to them in order for the desired fuse to be blown. These registers are [FUSECtl](#) (0xFFD2) and [TRIMPCtl](#) (0xFFD1). The sequence for blowing the fuse is as follows:

1. Write 0x54H to [FUSECtl](#).
2. Write 0x81H for security mode 0      Note: only program one security mode at a time.  
Write 0x82H for security mode 1      Note: SEC pin must be high for security mode 1.
3. Write 0xA6 to [TRIMPCtl](#).
4. Delay about 500 us
5. Write 0x00 to [TRIMPCtl](#).

**Table 5: Security Control Registers**

<b>Register</b>	<b>SFR Address</b>	<b>R/W</b>	<b>Description</b>
FLSHCTL	0xB2	R/W	Bit 0 (FLSH_PWE): Program Write Enable: 0 – MOVX commands refer to XRAM Space, normal operation (default). 1 – MOVX @DPTR,A moves A to Program Space (Flash) @ DPTR. This bit is automatically reset after each byte written to flash. Writes to this bit are inhibited when interrupts are enabled.
		W	Bit 1 (FLSH_MEEN): Mass Erase Enable: 0 – Mass Erase disabled (default). 1 – Mass Erase enabled. Must be re-written for each new Mass Erase cycle.
		R/W	Bit 6 (SECURE): Enables security provisions that prevent external reading of flash memory and CE program RAM. This bit is reset on chip reset and may only be set. Attempts to write zero are ignored.
TRIMPCtl	0xFFD1	W	0xA6 value will cause the selected fuse to be blown. All other values will stop the burning process.
FUSECtl	0xFFD2	W	0x54 value will set up for security fuse control. All other values are reserved and should not be used.
SECReg	0xFFD7	W	Bit 7 (PARAMSEC): 0 – Normal operation 1 – Enable permanent programming of the security fuses.
		R	Bit 5 (SECPIN): Indicates the state of the SEC pin. The SEC pin is held low by a pull-down resistor. The user can force this pin high during boot sequence time to indicate to the firmware that sec mode 1 is desired.
		R/W	Bit 1 (SECSET1): See Program Security section.
		R/W	Bit 0 (SECSET0): See Program Security section.

## 1.5 Special Function Registers (SFRs)

The 73S1209F utilizes numerous SFRs to communicate with the 73S1209F's many peripherals. This results in the need for more SFR locations outside the direct address IRAM space (0x80 to 0xFF). While some peripherals are mapped to unused IRAM SFR locations, additional SFRs for the smart card and other peripheral functions are mapped to the top of the XRAM data space (0xFC00 to 0xFFFF).

### 1.5.1 Internal Data Special Function Registers (SFRs)

A map of the Special Function Registers is shown in Table 6.

**Table 6: IRAM Special Function Registers Locations**

Hex\Bin	X000	X001	X010	X011	X100	X101	X110	X111	Bin/Hex
F8									FF
F0	B								F7
E8									EF
E0	A								E7
D8	BRCON								DF
D0	PSW	KCOL	KROW	KSCAN	KSTAT	KSIZE	KORDERL	KORDERH	D7
C8	T2CON								CF
C0	IRCON								C7
B8	IEN1	IP1	S0RELH	S1RELH					BF
B0			FLSHCTL					PGADDR	B7
A8	IEN0	IP0	S0RELL						AF
A0	USR8	UDIR8							A7
98	S0CON	S0BUF	IEN2	S1CON	S1BUF	S1RELL			9F
90	USR70	UDIR70	DPS		ERASE				97
88	TCON	TMOD	TL0	TL1	TH0	TH1		MCLKCtl	8F
80		SP	DPL	DPH	DPL1	DPH1	WDTREL	PCON	87

Only a few addresses are used, the others are not implemented. SFRs specific to the 73S1209F are shown in **bold** print (gray background). Any read access to unimplemented addresses will return undefined data, while most write access will have no effect. However, a few locations are reserved and not user configurable in the 73S1209F. **Writes to the unused SFR locations can affect the operation of the core and therefore must not be written to. This applies to all the SFR areas in both the IRAM and XRAM spaces. In addition, all unused bit locations within valid SFR registers must be left in their default (power on default) states.**

### 1.5.2 IRAM Special Function Registers (Generic 80515 SFRs)

Table 7 shows the location of the SFRs and the value they assume at reset or power-up.

**Table 7: IRAM Special Function Registers Reset Values**

Name	Location	Reset Value	Description
SP	0x81	0x07	Stack Pointer
DPL	0x82	0x00	Data Pointer Low 0
DPH	0x83	0x00	Data Pointer High 0
DPL1	0x84	0x00	Data Pointer Low 1
DPH1	0x85	0x00	Data Pointer High 1
WDTREL	0x86	0x00	Watchdog Timer Reload register
PCON	0x87	0x00	Power Control
TCON	0x88	0x00	Timer/Counter Control
TMOD	0x89	0x00	Timer Mode Control
TL0	0x8A	0x00	Timer 0, low byte
TL1	0x8B	0x00	Timer 1, high byte
TH0	0x8C	0x00	Timer 0, low byte
TH1	0x8D	0x00	Timer 1, high byte
MCLKCtl	0x8F	0x0A	Master Clock Control
USR70	0x90	0xFF	User Port Data (7:0)
UDIR70	0x91	0xFF	User Port Direction (7:0)
DPS	0x92	0x00	Data Pointer select Register
ERASE	0x94	0x00	Flash Erase
S0CON	0x98	0x00	Serial Port 0, Control Register
S0BUF	0x99	0x00	Serial Port 0, Data Buffer
IEN2	0x9A	0x00	Interrupt Enable Register 2
S1CON	0x9B	0x00	Serial Port 1, Control Register
S1BUF	0x9C	0x00	Serial Port 1, Data Buffer
S1RELL	0x9D	0x00	Serial Port 1, Reload Register, low byte
USR8	0xA0	0x00	User Port Data (8)
UDIR8	0xA1	0x01	User Port Direction (8)
IEN0	0xA8	0x00	Interrupt Enable Register 0
IP0	0xA9	0x00	Interrupt Priority Register 0
S0RELL	0xAA	0xD9	Serial Port 0, Reload Register, low byte
FLSHCTL	0xB2	0x00	Flash Control
PGADDR	0xB7	0x00	Flash Page Address
IEN1	0xB8	0x00	Interrupt Enable Register 1
IP1	0xB9	0x00	Interrupt Priority Register 1
S0RELH	0xBA	0x03	Serial Port 0, Reload Register, high byte
S1RELH	0xBB	0x03	Serial Port 1, Reload Register, high byte
IRCON	0xC0	0x00	Interrupt Request Control Register
T2CON	0xC8	0x00	Timer 2 Control

Name	Location	Reset Value	Description
PSW	0xD0	0x00	Program Status Word
KCOL	0XD1	0x1F	Keypad Column
KROW	0XD2	0x3F	Keypad Row
KSCAN	0XD3	0x00	Keypad Scan Time
KSTAT	0XD4	0x00	Keypad Control/Status
KSIZE	0XD5	0x00	Keypad Size
KORDERL	0XD6	0x00	Keypad Column LS Scan Order
KORDERH	0XD7	0x00	Keypad Column MS Scan Order
BRCON	0xD8	0x00	Baud Rate Control Register (only BRCON.7 bit used)
A	0xE0	0x00	Accumulator
B	0xF0	0x00	B Register

### 1.5.3 External Data Special Function Registers (SFRs)

A map of the XRAM Special Function Registers is shown in Table 6. . The smart card registers are listed separately in Table 108.

**Table 8: XRAM Special Function Registers Reset Values**

Name	Location	Reset Value	Description
DAR	0x FF80	0x00	Device Address Register (I <sup>2</sup> C)
WDR	0x FF81	0x00	Write Data Register (I <sup>2</sup> C)
SWDR	0x FF82	0x00	Secondary Write Data Register (I <sup>2</sup> C)
RDR	0x FF83	0x00	Read Data Register (I <sup>2</sup> C)
SRDR	0x FF84	0x00	Secondary Read Data Register (I <sup>2</sup> C)
CSR	0x FF85	0x00	Control and Status Register (I <sup>2</sup> C)
USRIntCtl1	0x FF90	0x00	External Interrupt Control 1
USRIntCtl2	0x FF91	0x00	External Interrupt Control 2
USRIntCtl3	0x FF92	0x00	External Interrupt Control 3
USRIntCtl4	0x FF93	0x00	External Interrupt Control 4
INT5Ctl	0x FF94	0x00	External Interrupt Control 5
INT6Ctl	0x FF95	0x00	External Interrupt Control 6
MPUCKCtl	0x FFA1	0x0C	MPU Clock Control
ACOMP	0x FFD0	0x00	Analog Compare Register
TRIMPCtl	0x FFD1	0x00	TRIM Pulse Control
FUSECtl	0x FFD2	0x00	FUSE Control
VDDFCtl	0x FFD4	0x00	VDDFault Control
SECReg	0x FFD7	0x00	Security Register
MISCtl0	0x FFF1	0x00	Miscellaneous Control Register 0
MISCtl1	0x FFF2	0x10	Miscellaneous Control Register 1
LEDCtl	0x FFF3	0xFF	LED Control Register

**Accumulator (ACC, A):** ACC is the accumulator register. Most instructions use the accumulator to hold the operand. The mnemonics for accumulator-specific instructions refer to accumulator as “A”, not ACC.

**B Register:** The B register is used during multiply and divide instructions. It can also be used as a scratch-pad register to hold temporary data.

**Program Status Word (PSW):****Table 9: PSW Register Flags**

MSB	CV	AC	F0	RS1	RS	OV	-	LSB	P
-----	----	----	----	-----	----	----	---	-----	---

Bit	Symbol	Function		
PSW.7	CV	Carry flag.		
PSW.6	AC	Auxiliary Carry flag for BCD operations.		
PSW.5	F0	General purpose Flag 0 available for user.		
PSW.4	RS1	Register bank select control bits. The contents of RS1 and RS0 select the working register bank:		
PSW.3	RS0	RS1/RS0	Bank Selected	Location
		00	Bank 0	(0x00 – 0x07)
		01	Bank 1	(0x08 – 0x0F)
		10	Bank 2	(0x10 – 0x17)
		11	Bank 3	(0x18 – 0x1F)
PSW.2	OV	Overflow flag.		
PSW.1	F1	General purpose Flag 1 available for user.		
PSW.0	P	Parity flag, affected by hardware to indicate odd / even number of “one” bits in the Accumulator, i.e. even parity.		

**Stack Pointer (SP):** The stack pointer is a 1-byte register initialized to 0x07 after reset. This register is incremented before PUSH and CALL instructions, causing the stack to begin at location 0x08.

**Data Pointer:** The data pointer (DPTR) is 2 bytes wide. The lower part is DPL, and the highest is DPH. It can be loaded as a 2-byte register (MOV DPTR,#data16) or as two registers (e.g. MOV DPL,#data8). It is generally used to access external code or data space (e.g. MOVC A,@A+DPTR or MOVX A,@DPTR respectively).

**Program Counter:** The program counter (PC) is 2 bytes wide initialized to 0x0000 after reset. This register is incremented during the fetching operation code or when operating on data from program memory. Note: The program counter is not mapped to the SFR area.

**Port Registers:** The I/O ports are controlled by Special Function Registers [USR70](#) and [USR8](#). The contents of the SFR can be observed on corresponding pins on the chip. Writing a 1 to any of the ports (see [Table 10](#)) causes the corresponding pin to be at high level (3.3V), and writing a 0 causes the corresponding pin to be held at low level (GND). The data direction registers [UDIR70](#) and [UDIR8](#) define individual pins as input or output pins (see the [User \(USR\) Ports](#) section for details).

**Table 10: Port Registers**

<b>Register</b>	<b>SFR Address</b>	<b>R/W</b>	<b>Description</b>
USR70	0x90	R/W	Register for User port bit 7:0 read and write operations (pins USR0...USR7).
UDIR70	0x91	R/W	Data direction register for User port bits 0:7. Setting a bit to 0 means that the corresponding pin is an output.
USR8	0xA0	R/W	Register for User port bit 8 read and write operations (pin *USR8).
UDIR8	0xA1	R/W	Data direction register for port 1.

All ports on the chip are bi-directional. Each consists of a Latch (SFR USR70 to USR8), an output driver, and an input buffer, therefore the MPU can output or read data through any of these ports if they are not used for alternate purposes.

## 1.6 Instruction Set

All instructions of the generic 8051 microcontroller are supported. A complete list of the instruction set and of the associated op-codes is contained in the *73S12xxF Software User's Guide*.

## 1.7 Peripheral Descriptions

### 1.7.1 Oscillator and Clock Generation

The 73S1209F has a single oscillator circuit for the main CPU clock. The oscillator circuit is designed to operate with various crystal or external clock frequencies. An internal divider working in conjunction with a PLL and VCO provides a 96MHz internal clock within the 73S1209F. 96 MHz is the recommended frequency for proper operation of specific peripheral blocks such as the specific timers, ISO-7816 UART and interfaces and keypad. The clock generation and control circuits are shown in [Figure 3](#).




Figure 3: Clock Generation and Control Circuits

The master clock control register enables different sections of the clock circuitry and specifies the value of the VCO Mcount divider. The MCLK must be configured to operate at 96MHz to ensure proper operation of some of the peripheral blocks according to the following formula:

$$\text{MCLK} = (\text{Mcount} * 2 + 4) * F_{\text{XTAL}} = 96\text{MHz}$$

Mcount is configured in the MCLKCtl register must be bound between a value of 1 to 7. The possible crystal or external clock frequencies for getting MCLK = 96MHz are shown in Table 11.

**Table 11: Frequencies and Mcount Values for MCLK = 96MHz**

$F_{\text{XTAL}}$ (MHz)	Mcount (N)
12.00	2
9.60	3
8.00	4
6.86	5
6.00	6

#### Master Clock Control Register (MCLKCtl): 0x8F ← 0x0A

**Table 12: The MCLKCtl Register**

MSB	HSOEN	KBEN	SCEN	–	–	MCT.2	MCT.1	LSB MCT.0
-----	-------	------	------	---	---	-------	-------	--------------

Bit	Symbol	Function
MCLKCtl.7	HSOEN	High-speed oscillator disable. When set = 1, disables the high-speed crystal oscillator and VCO/PLL system. Do not set this bit = 1.
MCLKCtl.6	KBEN	1 = Disable the keypad logic clock.
MCLKCtl.5	SCEN	1 = Disable the smart card logic clock.
MCLKCtl.4	–	
MCLKCtl.3	–	
MCLKCtl.2	MCT.2	This value determines the ratio of the VCO frequency (MCLK) to the high-speed crystal oscillator frequency such that:
MCLKCtl.1	MCT.1	
MCLKCtl.0	MCT.0	$\text{MCLK} = (\text{MCount} * 2 + 4) * F_{\text{XTAL}}$ . The default value is MCount = 2h such that $\text{MCLK} = (2 * 2 + 4) * 12.00\text{MHz} = 96\text{MHz}$ .

The MPU clock that drives the CPU core defaults to 3.6923MHz after reset. The MPU clock is scalable by configuring the MPU Clock Control register.