

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







INTEGRATED CIRCUITS

DATA SHEET

74ABT16823A

18-bit bus interface D-type flip-flop with reset and enable (3-State)

Product data 2004 Feb 02 Replaces data sheet 74ABT16823A/ABTH16823A of 1998 Feb 27





18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ABT16823A

FEATURES

- Two sets of high speed parallel registers with positive edge-triggered D-type flip-flops
- Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors
- Live insertion/extraction permitted
- Power-up 3-State
- Power-up Reset
- Output capability: +64 mA/–32 mA
- Latch-up protection exceeds 500 mA per Jedec Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model

DESCRIPTION

The 74ABT16823A 18-bit bus interface register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of buses carrying parity.

The 74ABT16823A has two 9-bit wide buffered registers with Clock Enable ($n\overline{CE}$) and Master Reset ($n\overline{MR}$) which are ideal for parity bus interfacing in high microprogrammed systems.

The registers are fully edge-triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition is transferred to the corresponding flip-flop's Q output.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25 °C; GND = 0 V	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay nCP to nQx	$C_L = 50 \text{ pF}; V_{CC} = 5 \text{ V}$	2.3 1.9	ns
C _{IN}	Input capacitance	V _I = 0 V or V _{CC}	4	pF
C _{OUT}	Output capacitance	V _O = 0 V or V _{CC} ; 3-State	6	pF
I _{CCZ}	Quiescent supply current	Outputs disabled; V _{CC} = 5.5 V	500	μΑ
I _{CCL}	Quiosooni suppiy surront	Outputs low; V _{CC} = 5.5 V	9	mA

ORDERING INFORMATION

 $T_{amb} = -40 \,^{\circ}C$ to $+85 \,^{\circ}C$

anno											
Type number	Package	ackage									
	Name	Description	Version								
74ABT16823ADL	SSOP56	plastic shrink small outline package; 56 leads; body width 7.5 mm	SOT371-1								
74ABT16823ADGG	TSSOP56	plastic thin shrink small outline package; 56 leads; body width 6.1 mm	SOT364-1								

PIN DESCRIPTION


PIN NUMBER	SYMBOL	FUNCTION
2, 27	10E, 20E	Output enable input (active-LOW)
54, 52, 51, 49, 48, 47, 45, 44, 43 42, 41, 40, 38, 37, 36, 34, 33, 31	1D0-1D8 2D0-2D8	Data inputs
3, 5, 6, 8, 9, 10, 12, 13, 14 15, 16, 17, 19, 20, 21, 23, 24, 26	1Q0-1Q8 2Q0-2Q8	Data outputs
56, 29	1CP, 2CP	Clock pulse input (active rising edge)
55, 30	1 <u>CE</u> , 2 <u>CE</u>	Clock enable input (active-LOW)
1, 28	1MR, 2MR	Master reset input (active-LOW)
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0 V)
7, 22, 35, 50	V _{CC}	Positive supply voltage

2004 Feb 02 2


18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ABT16823A






LOGIC SYMBOL (IEEE/IEC)



18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ABT16823A

LOGIC DIAGRAM



FUNCTION TABLE

		INPUTS			OUTPUTS	OPERATING MODE		
nOE	nMR	nCE	nCP	nDx	nQ0 – nQ8	OPERATING MODE		
L	L	Х	Х	Х	L	Clear		
L	Н	L	↑	h	Н	Load and read data		
L	Н	L	↑	I	L	Load and read data		
L	Н	Н	1	Х	NC	Hold		
Н	Х	Х	Х	Х	Z	High impedance		

High voltage level

High voltage level one set-up time prior to the LOW-to-HIGH clock transition

I = Low voltage level one set-up time prior to the LOW-to-HIGH clock transition NC= No change

Don't care

High impedance "off" state

LOW-to-HIGH clock transition

Not a LOW-to-HIGH clock transition

18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ABT16823A

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT	
V _{CC}	DC supply voltage		-0.5 to +7.0	V	
I _{IK}	DC input diode current	V _I < 0 V	-18	mA	
VI	DC input voltage ³		-1.2 to +7.0	V	
I _{OK}	DC output diode current	V _O < 0 V	-50	mA	
V _{OUT}	DC output voltage ³	output in Off or HIGH state	-0.5 to +5.5	V	
	DC output current	output in LOW state	128	4	
lоит		output in HIGH state	-64	mA	
T _{stg}	Storage temperature range		-65 to 150	°C	

NOTES

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	ITS	UNIT	
STWBOL	FANAMEIEN	MIN	MAX	UNIT	
V _{CC}	DC supply voltage	4.5	5.5	V	
VI	Input voltage	0	V _{CC}	V	
V _{IH}	HIGH-level input voltage	2.0	ı	V	
V _{IL}	LOW-level input voltage	_	0.8	V	
I _{OH}	HIGH-level output current	_	-32	mA	
I _{OL}	LOW-level output current	-	64	mA	
Δt/Δν	Input transition rise or fall rate	0	10	ns/V	
T _{amb}	Operating free-air temperature range	-40	+85	°C	

18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ABT16823A

DC ELECTRICAL CHARACTERISTICS

					LIMIT	s		
SYMBOL	PARAMETER	TEST CONDITIONS	T _{ar}	_{nb} = +25	°C		-40 °C to 5 °C	UNIT
			MIN	TYP	MAX	MIN	MAX	1
V_{IK}	Input clamp voltage	V _{CC} = 4.5 V; I _{IK} = -18 mA	_	-0.9	-1.2	_	-1.2	V
		$V_{CC} = 4.5 \text{ V}; I_{OH} = -3 \text{ mA}; V_I = V_{IL} \text{ or } V_{IH}$	2.5	2.9	_	2.5	_	V
V_{OH}	HIGH-level output voltage	$V_{CC} = 5.0 \text{ V}; I_{OH} = -3 \text{ mA}; V_I = V_{IL} \text{ or } V_{IH}$	3.0	3.4	_	3.0	-	V
		$V_{CC} = 4.5 \text{ V}; I_{OH} = -32 \text{ mA}; V_I = V_{IL} \text{ or } V_{IH}$	2.0	2.4	_	2.0	_	V
V_{OL}	LOW-level output voltage	$V_{CC} = 4.5 \text{ V}; I_{OL} = 64 \text{ mA}; V_I = V_{IL} \text{ or } V_{IH}$	_	0.42	0.55	-	0.55	V
V_{RST}	Power-up output LOW voltage ³	V _{CC} = 5.5 V; I _{OL} = 1 mA; V _I = GND or V _{CC}		0.13	0.55	_	0.55	V
I _I	Input leakage curent	$V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or GND}$		±0.01	±1	-	±1	μΑ
l _{OFF}	Power-off leakage current	$V_{CC} = 0.0 \text{ V}; V_{O} \text{ or } V_{I} \le 4.5 \text{ V}$		±5.0	±100	_	±100	μΑ
I _{PU/PD}	Power-up/down 3-State output current ⁴	$V_{\underline{CC}}$ = 2.1 V; V_{O} = 0.5 V; V_{I} = GND or V_{CC} ; V_{OE} = Don't care	-	±5.0	±50	_	±50	μА
I _{OZH}	3-State output HIGH current	$V_{CC} = 5.5 \text{ V}; V_O = 2.7 \text{ V}; V_I = V_{IL} \text{ or } V_{IH}$	_	1.0	10	_	10	μΑ
I _{OZL}	3-State output LOW current	$V_{CC} = 5.5 \text{ V}; V_O = 0.5 \text{ V}; V_I = V_{IL} \text{ or } V_{IH}$	_	-1.0	-10	-	-10	μΑ
I _{CEX}	Output HIGH leakage current	$V_{CC} = 5.5 \text{ V}; V_{O} = 5.5 \text{ V}; V_{I} = \text{GND or } V_{CC}$	-	50	50	_	50	μА
I _O	Output current ¹	V _{CC} = 5.5 V; V _O = 2.5 V	-50	-80	-180	-50	-180	mA
I _{CCH}		V_{CC} = 5.5 V; Outputs HIGH; V _I = GND or V _{CC}	-	0.5	1	_	1	mA
I _{CCL}	Quiescent supply current	V_{CC} = 5.5V; Outputs LOW; V_{I} = GND or V_{CC}	-	9.0	19	_	19	mA
I _{CCZ}		V_{CC} = 5.5V; Outputs 3–State; V_{I} = GND or V_{CC}		0.5	1	_	1	mA
ΔI_{CC}	Additional supply current per input pin ²	V_{CC} = 5.5V; one input at 3.4 V, other inputs at V_{CC} or GND	-	0.2	1	-	1	mA

NOTES:

- 1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
 This is the increase in supply current for each input at 3.4V.
 For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
 This parameter is valid for any V_{CC} between 0V and 2.1V with a transition time of up to 10msec. From V_{CC} = 2.1V to V_{CC} = 5V ± 10% a transition time of up to 100µsec is permitted.

18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ABT16823A

AC CHARACTERISTICS

GND = 0 V, t_R = t_F = 2.5 ns, C_L = 50 pF, R_L = 500 Ω

					LIM	ITS		
SYMBOL	PARAMETER	WAVEFORM	T _a	_{mb} = +25 ° cc = + 5.0	°C V	T _{amb} = -40 ° V _{CC} = +5.0	UNIT	
			MIN	TYP	MAX	MIN	MAX	
f _{MAX}	Maximum clock frequency	1	140	190	-	140		MHz
t _{PLH} t _{PHL}	Propagation delay nCP to nQx	1	1.4 1.2	2.3 1.9	3.2 2.6	1.4 1.2	3.7 2.9	ns
t _{PHL}	Propagation delay nMR to nQx	2	2.0	3.3	4.3	2.0	5.0	ns
t _{PZH}	Output enable time to HIGH and LOW level	4 5	1.3 1.2	2.4 2.1	3.2 2.9	1.3 1.2	3.9 3.4	ns
t _{PHZ}	Output disable time from HIGH and LOW level	4 5	1.7 1.6	2.9 2.3	4.0 3.2	1.7 1.6	4.7 3.4	ns

AC SET-UP REQUIREMENTS

GND = 0 V, t_R = t_F = 2.5 ns, C_L = 50 pF, R_L = 500 Ω

				ITS		
SYMBOL	PARAMETER	WAVEFORM	T _{amb} =	+25 °C + 5.0 V	T _{amb} = -40 °C to +85 °C V _{CC} = +5.0 V ± 0.5V	UNIT
			MIN	TYP	MIN	
t _s (H) t _s (L)	Set-up time, HIGH or LOW nDx to nCP	3	2.0 1.5	1.3 0.9	2.0 1.5	ns
t _h (H) t _h (L)	Hold time, HIGH or LOW nDx to nCP	3	1.5 1.5	-0.9 -1.2	1.5 1.5	ns
t _w (H) t _w (L)	nCP pulse width HIGH or LOW	1	3.3 3.3	1.7 1.7	3.3 3.3	ns
t _s (H) t _s (L)	Set-up time, HIGH or LOW nCE to nCP	3	1.5 2.0	0.9 0.9	1.5 2.0	ns
t _h (H) t _h (L)	Hold time, HIGH or LOW nCE to nCP	3	1.5 1.5	-0.8 -0.9	1.5 1.5	ns
t _w (L)	nMR pulse width, LOW	2	3.0	1.7	3.0	ns
t _{rec}	Recovery time nMR to nCP	2	2.5	1.0	2.5	ns


18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ABT16823A


AC WAVEFORMS

For all waveforms, $V_M = 1.5 \text{ V}$.


The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time



Waveform 3. Data Set-up and Hold Times



Waveform 4. 3-State Output Enable Time to HIGH Level and Output Disable Time from HIGH Level




Waveform 5. 3-State Output Enable Time to LOW Level and Output Disable Time from LOW Level

2004 Feb 02 8

18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ABT16823A

TEST CIRCUIT AND WAVEFORM



DEFINITIONS:

All other

R_L = Load resistor; see AC CHARACTERISTICS for value.
C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

Termination resistance should be equal to Z_{OUT} of pulse generators.

open

FAMILY	INPUT PULSE REQUIREMENTS									
FAIVIILY	Amplitude	Rep. Rate	t _w	t _R	t _F					
74ABT16	3.0V	1MHz	500ns	2.5ns	2.5ns					


SH00022

18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ABT16823A

SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α ₁	A ₂	A ₃	b _p	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	18.55 18.30	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT371-1		MO-118			99-12-27 03-02-18	


2004 Feb 02 10

18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ABT16823A

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1 mm

SOT364-1



DIMENSIONS (mm are the original dimensions).

UNIT	A max.	Α1	A ₂	А3	bp	c	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	٧	w	у	z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	14.1 13.9	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.5 0.1	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT364-1		MO-153				-99-12-27- 03-02-19	

18-bit bus-interface D-type flip-flop with reset and enable (3-State)

74ABT16823A

REVISION HISTORY

Rev	Date	Description
_3	20040202	Product data (9397 750 12833); 853-1791 ECN 01-A15432 of 27 January 2004. Replaces data sheet 74ABT_H16823A_2 of 1998 February 27 (9397 750 03502).
		Modifications:
		Delete all references to 74ABTH16823A (product discontinued).
_2	19980227	Product specification (9397 750 03502); ECN 853-1791 19025 of 27 February 1998. Supersedes data of 1995 Sep 28.

Data sheet status

Level	Data sheet status ^[1]	Product status ^{[2] [3]}	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Phillips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to:

sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2004 All rights reserved. Printed in U.S.A.

Date of release: 02-04

Document order number: 9397 750 12833

Let's make things better.

Philips Semiconductors



