imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Revised November 1999

74ABT2952 Octal Registered Transceiver

FAIRCHILD

SEMICONDUCTOR

74ABT2952 **Octal Registered Transceiver**

General Description

The ABT2952 is an octal registered transceiver. Two 8-bit back to back registers store data flowing in both directions between two bidirectional buses. Separate clock, clock enable and 3-STATE output enable signals are provided for each register. The output pins are guaranteed to source 32 mA and to sink 64 mA.

Features

■ Separate clock, clock enable and 3-STATE output enable provided for each register

January 1992

- A and B output sink capability of 64 mA source capability of 32 mA
- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Output switching specified for both 50 pF and 250 pF loads
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability

Ordering Code:

Order Number	Package Number	Package Description
74ABT2952CSC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74ABT2952CMSA	MSA24	24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74ABT2952CMTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Device also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Pin Descriptions

Pin Names	Description
A ₀ –A ₇	A-Register Inputs/B-Register
	3-STATE Outputs
B ₀ –B ₇	B-Register Inputs/A-Register
	3-STATE Outputs
OEA	Output Enable A-Register
CPA	A-Register Clock
CEA	A-Register Clock Enable
OEB	Output Enable B-Register
СРВ	B-Register Clock
CEB	B-Register Clock Enable


74ABT2952

Truth Table

Output Control

OE	Internal Q	Output	Function
н	Х	Z	Disable Outputs
L	L	L	Enable Outputs
L	Н	Н	

 $\begin{array}{l} \mathsf{H} = \mathsf{H}\mathsf{IG}\mathsf{H} \; \mathsf{Voltage} \; \mathsf{Level} \\ \mathsf{L} = \mathsf{LOW} \; \mathsf{Voltage} \; \mathsf{Level} \\ \mathsf{X} = \mathsf{Immaterial} \\ \mathsf{Z} = \mathsf{H}\mathsf{IG}\mathsf{H} \; \mathsf{Impedance} \\ \mathscr{I} = \mathsf{LOW} \; \mathsf{to} \; \mathsf{H}\mathsf{IG}\mathsf{H} \; \mathsf{Transition} \\ \mathsf{NC} = \mathsf{No} \; \mathsf{Change} \end{array}$



Q.; Q3

Q₄

Q₅

Register Function Table (Applies to A or B Register)

	Inputs		Internal	Function
D	СР	CE	Q	Function
Х	Х	Н	NC	Hold Data
L	\ _	L	L	Load Data
Н	~	L	н	

- CPB - CEB

www.fairchildsemi.com

OEA -

∿

 D_1 D_2

D3 Register B D4

D₅

 D_6 D7 CP

Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V_{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Any Output	
in the Disable or	
Power-Off State	-0.5V to +5.5V
in the HIGH State	–0.5V to V _{CC}
Current Applied to Output	
in LOW State (Max)	twice the rated I_{OL} (mA)
DC Latchup Source Current	–500 mA
Over Voltage Latchup (I/O)	10V

Recommended Operating Conditions

Free Air Ambient Temperature	$-40^{\circ}C$ to $+85^{\circ}C$
Supply Voltage	+4.5V to +5.5V
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
Data Input	50 mV/ns
Enable Input	20 mV/ns
Clock Input	100 mV/ns

74ABT2952

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	V _{cc}	Conditions
VIH	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
VIL	Input LOW Voltage			0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA (Non I/O Pins)
V _{OH}	Output HIGH Voltage	2.5					$I_{OH} = -3 \text{ mA} (A_n, B_n)$
		2.0					$I_{OH} = -32 \text{ mA} (A_n, B_n)$
V _{OL}	Output LOW Voltage			0.55	V	Min	$I_{OL} = 64 \text{ mA} (A_n, B_n)$
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 μA (Non-I/O Pins)
							All Other Pins Grounded
IIH	Input HIGH Current			1		Мак	V _{IN} = 2.7V (Non-I/O Pins) (Note 3)
				1	μA	Max	V _{IN} = V _{CC} (Non-I/O Pins)
I _{BVI}	Input HIGH Current Breakdown Test			7	μΑ	Max	V _{IN} = 7.0V (Non-I/O Pins)
I _{BVIT}	Input HIGH Current Breakdown Test (I/O)			100	μA	Max	$V_{IN} = 5.5V (A_n, B_n)$
IIL	Input LOW Current			-1		Max	V _{IN} = 0.5V (Non-I/O Pins) (Note 3)
				-1	μA	wax	V _{IN} = 0.0V (Non-I/O Pins)
I _{IH} + I _{OZH}	Output Leakage Current			10	μΑ	0V-5.5V	$V_{OUT} = 2.7V (A_n, B_n);$
							\overline{OEA} or $\overline{OEB} = 2.0V$
I _{IL} + I _{OZL}	Output Leakage Current			-10	μΑ	0V-5.5V	$V_{OUT} = 0.5V (A_n, B_n);$
							\overline{OEA} or $\overline{OEB} = 2.0V$
l _{os}	Output Short-Circuit Current	-100		-275	mA	Max	$V_{OUT} = 0V (A_n, B_n)$
I _{CEX}	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC} (A_n, B_n)$
I _{ZZ}	Bus Drainage Test			100	μΑ	0.0V	$V_{OUT} = 5.5V (A_n, B_n);$
							All Others GND
I _{CCH}	Power Supply Current			250	μΑ	Max	All Outputs HIGH
I _{CCL}	Power Supply Current			30	mA	Max	All Outputs LOW
I _{CCZ}	Power Supply Current			50	μΑ	Max	Outputs 3-STATE;
							All Others GND
I _{CCT}	Additional I _{CC} /Input			2.5	mA	Max	$V_I = V_{CC} - 2.1V$; All Others
							at V _{CC} or GND
I _{CCD}	Dynamic I _{CC} No Load			0.18	mA/MHz	Max	Outputs Open
	(Note 4)						\overline{OEA} or $\overline{OEB} = GND$,
							Non-I/O = GND or V _{CC}
							One Bit toggling, 50% duty cycle
					1		(Note 4)

Note 3: Guaranteed, but not tested.

Note 4: For 8-bit toggling, $I_{CCD} < 1.4 \text{ mA/MHz}$.

74ABT2952

DC Electrical Characteristics

(S

(SOIC Pa	(SOIC Package)									
							Conditions			
Symbol	Parameter	Min	Тур	Max	Units	v _{cc}	C _L = 50 pF,			
							$\mathbf{R_L} = 500\Omega$			
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}		0.6	0.8	V	5.0	T _A = 25°C (Note 5)			
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-1.2	-1.0		V	5.0	$T_A = 25^{\circ}C$ (Note 5)			
V _{OHV}	Minimum HIGH Level Dynamic Output Voltage	2.5	3.0		V	5.0	T _A = 25°C (Note 6)			
V _{IHD}	Minimum HIGH Level Dynamic Input Voltage	2.0	1.7		V	5.0	T _A = 25°C (Note 7)			
V _{ILD}	Maximum LOW Level Dynamic Input Voltage		1.2	0.8	V	5.0	$T_A = 25^{\circ}C$ (Note 7)			

Note 5: Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output at Low. Guaranteed, but not tested. Note 6: Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

Note 5: Max humber of outputs defined as (ii), ii = 1 data inputs are driven ov to 3V. One output FIGH. Guaranteed, but not rested. Note 7: Max number of data inputs (ii) switching. n = 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}). Guaranteed, but not tested.

AC Electrical Characteristics

Symbol	Symbol Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	200			200		MHz
t _{PLH}	Propagation Delay	1.5	3.4	5.3	1.5	5.3	
t _{PHL}	CPA or CPB to	1.5	3.6	5.3	1.5	5.3	ns
	A _n or B _n						
t _{PZH}	Output Enable Time	1.5	3.2	5.5	1.5	5.5	
t _{PZL}	OEA or OEB to	1.5	3.5	5.5	1.5	5.5	ns
	A _n or B _n						
t _{PHZ}	Output Disable Time	1.5	3.6	6.0	1.5	6.0	
t _{PLZ}	OEA or OEB to	1.5	3.2	6.0	1.5	6.0	ns
	A _n or B _n						

AC Operating Requirements

Symbol	Parameter	V _{CC} =	+25°C - +5.0V 50 pF	$T_A = -40^{\circ}$ C to +85°C $V_{CC} = 4.5$ V to 5.5V $C_L = 50 \text{ pF}$		Units
		Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH	2.5		2.5		ns
t _s (L)	or LOW A _n or B _n	2.5		2.5		115
	to CPA or CPB					
t _H (H)	Hold Time, HIGH	1.5		1.5		ns
t _H (L)	or LOW A _n or B _n	1.5		1.5		
	to CPA or CPB					
t _S (H)	Setup Time, HIGH	2.5		2.5		
t _S (L)	or LOW CEA or CEB	2.5		2.5		ns
	to CPA or CPB					
t _H (H)	Hold Time, HIGH	1.5		1.5		
t _H (L)	or LOW CEA or CEB	1.5		1.5		ns
	to CPA or CPB					
t _W (H)	Pulse Width,	3.0		3.0		
t _W (L)	HIGH or LOW	3.0		3.0		ns
	CPA or CPB					

www.fairchildsemi.com

Extended AC Electrical Characteristics

(SOIC Package) $T_A = -40^{\circ}C$ to $+85^{\circ}C$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $T_A = -40^{\circ}C$ to $+85^{\circ}C$ $V_{\mbox{\scriptsize CC}} = 4.5 \mbox{V}$ to $5.5 \mbox{\scriptsize V}$ $V_{CC} = 4.5V$ to 5.5V $V_{CC} = 4.5V$ to 5.5V $C_L = 50 \ pF$ $C_L = 250 \ pF$ $C_L = 250 \ pF$ Units Symbol Parameter 8 Outputs Switching 8 Outputs Switching (Note 9) (Note 8) (Note 10) Min Max Min Max Min Max Propagation Delay t_{PLH} 1.5 6.0 2.0 8.0 2.5 10.5 ns CPA or CPB to An or Bn 1.5 6.0 2.0 8.0 2.5 10.5 t_{PHL} Output Enable Time t_{PZH} 1.5 6.0 2.0 8.0 2.5 11.5 ns 2.5 t_{PZL} OEA or OEB to An or Bn 1.5 6.0 2.0 8.0 11.5 Output Disable Time t_{PHZ} 1.5 6.0 (Note 11) (Note 11) ns 1.5 6.0 OEA or OEB to An or Bn t_{PZL}

Note 8: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 9: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 10: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 11: The 3-STATE delays are dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet.

Skew

(SOIC Package)

Symbol	Parameter	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V-5.5V$ $C_{L} = 50 \text{ pF}$ 8 Outputs Switching (Note 12) Max	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.5V-5.5V$ $C_{L} = 250 \text{ pF}$ 8 Outputs Switching (Note 13) Max	Units
t _{OSHL} (Note 14)	Pin to Pin Skew HL Transitions	1.0	1.5	ns
t _{OSLH} (Note 14)	Pin to Pin Skew LH Transitions	1.0	2.0	ns
t _{PS} (Note 15)	Duty Cycle LH–HL Skew	2.0	4.5	ns
t _{OST} (Note 14)	Pin to Pin Skew LH/HL Transitions	2.1	4.5	ns
t _{PV} (Note 16)	Device to Device Skew LH/HL Transitions	2.5	5.0	ns

Note 12: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase

(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 13: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 14: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t_{OSHL}), LOW to HIGH (t_{OSLH}), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW (t_{OSTL}). This specification is guaranteed but not tested.

Note 15: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.


Note 16: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested.

Capacitance

	Symbol	Parameter	Тур	Units	Conditions T _A = 25°C
$C_{I/O}$ (Note 17) Output Capacitance 11 pF $V_{CC} = 5.0V (A_n, B_n)$	C _{IN}	Input Capacitance	5	pF	V _{CC} = 0V (Non I/O Pins)
	C _{I/O} (Note 17)	Output Capacitance	11	pF	$V_{CC} = 5.0V (A_n, B_n)$


Note 17: $C_{I/O}$ is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.

74ABT2952




www.fairchildsemi.com

6



www.fairchildsemi.com

74ABT2952



www.fairchildsemi.com