

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







INTEGRATED CIRCUITS

DATA SHEET

74ABT373A

Octal transparent latch (3-State)

Product specification

1995 Feb 17

IC23 Data Handbook





Octal transparent latch (3-State)

74ABT373A

FEATURES

- 8-bit transparent latch
- 3-State output buffers
- Output capability: +64mA/–32mA
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model
- Power-up 3-State
- Power-up reset
- Live insertion/extraction permitted

DESCRIPTION

The 74ABT373A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT373A device is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Enable (E) and Output Enable ($\overline{\text{OE}}$) control gates.

The data on the D inputs are transferred to the latch outputs when the Latch Enable (E) input is High. The latch remains transparent to the data inputs while E is High, and stores the data that is present one setup time before the High-to-Low enable transition.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active-Low Output Enable (\overline{OE}) controls all eight 3-State buffers independent of the latch operation.

When \overline{OE} is Low, the latched or transparent data appears at the outputs. When \overline{OE} is High, the outputs are in the High-impedance "OFF" state, which means they will neither drive nor load the bus.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25°C; GND = 0V	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay Dn to Qn	$C_L = 50pF; V_{CC} = 5V$	3.2 3.6	ns
C _{IN}	Input capacitance	$V_I = 0V \text{ or } V_{CC}$	4	pF
C _{OUT}	Output capacitance	Outputs disabled; $V_O = 0V$ or V_{CC}	7	pF
I _{CCZ}	Total supply current	Outputs disabled; V _{CC} =5.5V	100	μΑ

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER			
20-Pin Plastic DIP	-40°C to +85°C	74ABT373A N	74ABT373A N	SOT146-1			
20-Pin plastic SO	-40°C to +85°C	74ABT373A D	74ABT373A D	SOT163-1			
20-Pin Plastic SSOP Type II	-40°C to +85°C	74ABT373A DB	74ABTD373A B	SOT339-1			
20-Pin Plastic TSSOP Type I	-40°C to +85°C	74ABT373A PW	7ABT373APW DH	SOT360-1			

PIN CONFIGURATION




PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	ŌĒ	Output enable input (active-Low)
3, 4, 7, 8, 13, 14, 17, 18	D0-D7	Data inputs
2, 5, 6, 9, 12, 15, 16, 19	Q0-Q7	Data outputs
11	Е	Enable input (active-High)
10	GND	Ground (0V)
20	V _{CC}	Positive supply voltage


Octal transparent latch (3-State)

74ABT373A

LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



FUNCTION TABLE

11	NPUT	S	INTERNAL	OUTPUTS	OPERATING
ŌĒ	Е	Dn	REGISTER Q0 – Q7		MODE
L	ΙI	L H	L H	L H	Enable and read register
L	${\rightarrow}$	l h	L H	L H	Latch and read register
L	L	Х	NC	NC	Hold
H H	LΙ	X Dn	NC Dn	Z Z	Disable outputs

H = High voltage level
h = High voltage level one set-up time prior to the High-to-Low E


Low voltage level

Low voltage level one set-up time prior to the High-to-Low E transition

No change NC= X = Don't care

High impedance "off" state High-to-Low E transition

LOGIC DIAGRAM



Octal transparent latch (3-State)

74ABT373A

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
I _{IK}	DC input diode current	V _I < 0	-18	mA
VI	DC input voltage ³		-1.2 to +7.0	V
l _{OK}	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	output in Off or High state	-0.5 to +5.5	V
I _{OUT}	DC output current	output in Low state	128	mA
T _{stg}	Storage temperature range		-65 to 150	°C

NOTES:

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	UNIT	
STWBOL	FANAWEIEN	Min	Max	UNIT
V _{CC}	DC supply voltage	4.5	5.5	V
V _I	Input voltage	0	V _{CC}	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Low-level input voltage		0.8	V
Іон	High-level output current		-32	mA
I _{OL}	Low-level output current		64	mA
Δt/Δν	Input transition rise or fall rate	0	5	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

^{3.} The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Octal transparent latch (3-State)

74ABT373A

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	T _{amb} = +25°C			T _{amb} = -40°C to +85°C		UNIT
			Min	Тур	Max	Min	Max	1
V _{IK}	Input clamp voltage	V _{CC} = 4.5V; I _{IK} = -18mA		-0.9	-1.2		-1.2	V
		$V_{CC} = 4.5V$; $I_{OH} = -3mA$; $V_I = V_{IL}$ or V_{IH}	2.5	2.9		2.5		V
V _{OH}	High-level output voltage	$V_{CC} = 5.0V$; $I_{OH} = -3mA$; $V_I = V_{IL}$ or V_{IH}	3.0	3.4		3.0		V
		V_{CC} = 4.5V; I_{OH} = -32mA; V_{I} = V_{IL} or V_{IH}	2.0	2.4		2.0		V
V _{OL}	Low-level output voltage	$V_{CC} = 4.5V$; $I_{OL} = 64mA$; $V_I = V_{IL}$ or V_{IH}		0.3	0.55		0.55	V
V _{RST}	Power-up output low voltage ³	$V_{CC} = 5.5V$; $I_O = 1mA$; $V_I = GND$ or V_{CC}		0.13	0.55		0.55	V
l _l	Input leakage current	V _{CC} = 5.5V; V _I = GND or 5.5V		±0.01	±1.0		±1.0	μΑ
I _{OFF}	Power-off leakage current	$V_{CC} = 0.0V$; V_O or $V_I \le 4.5V$		±5.0	±100		±100	μΑ
I _{PU} /I _{PD}	Power-up/down 3-State output current	V_{CC} = 2.0V; V_{O} = 0.5V; $V_{\overline{OE}}$ = Don't Care V_1 = GND or V_{CC}		±5.0	±50		±50	μА
I _{OZH}	3-State output High current	$V_{CC} = 5.5V; V_O = 2.7V; V_I = V_{IL} \text{ or } V_{IH}$		0.1	50		50	μΑ
I _{OZL}	3-State output Low current	$V_{CC} = 5.5V; V_O = 0.5V; V_I = V_{IL} \text{ or } V_{IH}$		-0.1	-50		-50	μΑ
I _{CEX}	Output High leakage current	$V_{CC} = 5.5V; V_{O} = 5.5V; V_{I} = GND \text{ or } V_{CC}$		5.0	50		50	μΑ
Io	Output current ¹	$V_{CC} = 5.5V; V_{O} = 2.5V$	-50	-100	-180	- 50	-180	mA
I _{CCH}		V_{CC} = 5.5V; Outputs High, V_{I} = GND or V_{CC}		100	250		250	μΑ
I _{CCL}	Quiescent supply current	V_{CC} = 5.5V; Outputs Low, V_I = GND or V_{CC}		24	30		30	mA
lccz		V _{CC} = 5.5V; Outputs 3-State; V _I = GND or V _{CC}		100	250		250	μА
Δl _{CC}	Additional supply current per input pin ²	V_{CC} = 5.5V; one input at 3.4V, other inputs at V_{CC} or GND		0.5	1.5		1.5	mA

- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
 This is the increase in supply current for each input at 3.4V.
 For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.

AC CHARACTERISTICS

 $\mbox{GND} = \mbox{0V}, \, t_R = t_F = 2.5 \mbox{ns}, \, C_L = 50 \mbox{pF}, \, R_L = 500 \Omega$

			LIMITS					
SYMBOL	PARAMETER	WAVEFORM	T _{amb} = +25°C V _{CC} = +5.0V			T _{amb} = -40 to +85°C V _{CC} = +5.0V ±0.5V		UNIT
			Min	Тур	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay Dn to Qn	2	1.4 1.4	3.2 3.6	4.2 4.7	1.4 1.4	4.7 5.1	ns
t _{PLH} t _{PHL}	Propagation delay E to Qn	1	1.4 1.9	3.2 3.7	4.2 4.8	1.4 1.9	4.8 5.1	ns
t _{PZH} t _{PZL}	Output enable time to High and Low level	4 5	1.2 2.1	3.1 4.2	4.2 5.2	1.2 2.1	5.1 5.7	ns
t _{PHZ} t _{PLZ}	Output disable time from High and Low level	4 5	1.3 1.2	3.4 3.0	4.6 4.1	1.3 1.2	5.1 4.3	ns

Octal transparent latch (3-State)

74ABT373A


AC SETUP REQUIREMENTS

GND = 0V, t_R = t_F = 2.5ns, C_L = 50pF, R_L = 500 Ω


SYMBOL	PARAMETER	WAVEFORM	T _{amb} = +25°C V _{CC} = +5.0V		T_{amb} = -40 to +85°C V_{CC} = +5.0V \pm 0.5V	UNIT
			Min	Тур	Min	
$t_s(H)$ $t_s(L)$	Setup time, High or Low Dn to E	3	1.5 1.0	0.7 0.4	1.5 1.0	ns
t _h (H) t _h (L)	Hold time, High or Low Dn to E	3	1.0 1.0	0.0 -0.5	1.0 1.0	ns
t _w (H)	E pulse width High	1	2.5	1.7	2.5	ns

AC WAVEFORMS


 $V_M = 1.5V$, $V_{IN} = GND$ to 3.0V




Waveform 1. Propagation Delay, Enable to Output, and Enable Pulse Width




Waveform 2. Propagation Delay for Data to Outputs



Waveform 3. Data Setup and Hold Times



Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

Octal transparent latch (3-State)

74ABT373A

TEST CIRCUIT AND WAVEFORM



TEST	SWITCH
t _{PLZ}	closed
t _{PZL}	closed
All other	open

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

 $C_L = Load$ capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T = \ \ \, \text{Termination resistance should be equal to Z}_{OUT} \, \text{of} \\ \text{pulse generators}.$

FAMILY	INPUT PULSE REQUIREMENTS					
FAMILY	Amplitude	Rep. Rate	t _W	t _R	t _F	
74ABT	3.0V	1MHz	500ns	2.5ns	2.5ns	

Input Pulse Definition

SA00012

Octal transparent latch (3-State)

74ABT373A

DIP20: plastic dual in-line package; 20 leads (300 mil) SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT146-1 SOT163-1

Octal transparent latch (3-State)

74ABT373A

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1

Octal transparent latch (3-State)

74ABT373A

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1

Octal transparent latch (3-State)

74ABT373A

	DEFINITIONS				
Data Sheet Identification Product Status		Definition			
Objective Specification Formative or in Design		This data sheet contains the design target or goal specifications for product development. Specificatio may change in any manner without notice.			
Preliminary Specification Preproduction Product		This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.			
Product Specification Full Production		This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.			

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act.

© Copyright Philips Electronics North America Corporation 1995

All rights reserved. Printed in U.S.A.