

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







## INTEGRATED CIRCUITS

# DATA SHEET

# **74ABT377A**Octal D-type flip-flop with enable

Product specification
Replaces data sheet 74ABT377 of 1995 Sep 06
IC23 Data Handbook





## Octal D-type flip-flop with enable

## **74ABT377A**

### **FEATURES**

- Ideal for addressable register applications
- 8-bit positive edge-triggered register
- Enable for address and data synchronization applications
- Output capability: +64mA/-32mA
- Latch-up protection exceeds 500mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model
- Power-up reset

### **DESCRIPTION**

The 74ABT377A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT377A has 8 edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered clock (CP) input loads all flip-flops simultaneously when the Enable ( $\overline{\mathsf{E}}$ ) input is Low.

The register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.

The E input must be stable one setup time prior to the Low-to-High clock transition for predictable operation.


## **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS T <sub>amb</sub> = 25°C; GND = 0V	TYPICAL	UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Qn	$C_L = 50pF; V_{CC} = 5V$	3.1 3.6	ns
C <sub>IN</sub>	Input capacitance	$V_I = 0V \text{ or } V_{CC}$	4	pF
I <sub>CCH</sub>	Total current supply	Outputs High; V <sub>CC</sub> = 5.5V	500	nA


### ORDERING INFORMATION

ONDER INTO THE PART OF THE PAR						
PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER		
20-Pin Plastic DIP	-40°C to +85°C	74ABT377A N	74ABT377A N	SOT146-1		
20-Pin plastic SO	-40°C to +85°C	74ABT377A D	74ABT377A D	SOT163-1		
20-Pin Plastic SSOP Type II	-40°C to +85°C	74ABT377A DB	74ABT377A DB	SOT339-1		
20-Pin Plastic TSSOP Type I	-40°C to +85°C	74ABT377A PW	74ABT377PWA DH	SOT360-1		

### PIN CONFIGURATION




### **LOGIC SYMBOL**



## Octal D-type flip-flop with enable

## 74ABT377A


## LOGIC SYMBOL (IEEE/IEC)



## **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION
1	Ē	Enable input (active-Low)
3, 4, 7, 8, 13, 14, 17, 18	D0-D7	Data inputs
2, 5, 6, 9, 12, 15, 16, 19	Q0-Q7	Data outputs
11	СР	Clock Pulse input (active rising edge)
10	GND	Ground (0V)
20	V <sub>CC</sub>	Positive supply voltage

## **LOGIC DIAGRAM**



## Octal D-type flip-flop with enable

74ABT377A

### **FUNCTION TABLE**

INPUTS			OUTPUTS	OPERATING MODE
Ē	СР	Dn	Qn	
I	<b>↑</b>	h	Н	Load "1"
I	<b>↑</b>	I	L	Load "0"
h H	↑ X	X X	no change no change	Hold (do nothing)

High voltage level

High voltage level one set-up time prior to the Low-to-High clock transition

Low voltage level

Low voltage level one set-up time prior to the Low-to-High clock transition

Don't care

Low-to-High clock transition

## ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +7.0	V
I <sub>IK</sub>	DC input diode current	V <sub>1</sub> < 0	-18	mA
VI	DC input voltage <sup>3</sup>		-1.2 to +7.0	V
l <sub>ok</sub>	DC output diode current	V <sub>O</sub> < 0	-50	mA
V <sub>OUT</sub>	DC output voltage <sup>3</sup>	output in Off or High state	-0.5 to +5.5	V
I <sub>OUT</sub>	DC output current	output in Low state	128	mA
T <sub>stg</sub>	Storage temperature range		-65 to 150	°C

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction

temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	ITS	UNIT
		MIN	MAX	
V <sub>CC</sub>	DC supply voltage	4.5	5.5	V
VI	Input voltage	0	V <sub>CC</sub>	V
V <sub>IH</sub>	High-level input voltage	2.0		V
V <sub>IL</sub>	Low-level input voltage		0.8	V
I <sub>OH</sub>	High-level output current		-32	mA
I <sub>OL</sub>	Low-level output current		64	mA
Δt/Δν	Input transition rise or fall rate	0	5	ns/V
T <sub>amb</sub>	Operating free-air temperature range	-40	+85	°C

## Octal D-type flip-flop with enable

74ABT377A

## DC ELECTRICAL CHARACTERISTICS

				LIMITS					
SYMBOL	PARAMETER	TEST CONDITIONS	T <sub>amb</sub> = +25°C			T <sub>amb</sub> = -40°C to +85°C		UNIT	
			MIN	TYP	MAX	MIN	MAX		
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = 4.5V; I_{IK} = -18mA$		-0.9	-1.2		-1.2	V	
		$V_{CC} = 4.5V$ ; $I_{OH} = -3mA$ ; $V_I = V_{IL}$ or $V_{IH}$	2.5	2.9		2.5		V	
V <sub>OH</sub>	High-level output voltage	$V_{CC} = 5.0V$ ; $I_{OH} = -3mA$ ; $V_I = V_{IL}$ or $V_{IH}$	3.0	3.4		3.0		V	
		$V_{CC} = 4.5V$ ; $I_{OH} = -32mA$ ; $V_I = V_{IL}$ or $V_{IH}$	2.0	2.4		2.0		V	
V <sub>OL</sub>	Low-level output voltage	$V_{CC}$ = 4.5V; $I_{OL}$ = 64mA; $V_I$ = $V_{IL}$ or $V_{IH}$		0.42	0.55		0.55	V	
V <sub>RST</sub>	Power-up output low voltage <sup>3</sup>	$V_{CC} = 5.5V$ ; $I_O = 1mA$ ; $V_I = GND$ or $V_{CC}$		0.13	0.55		0.55	V	
I <sub>I</sub>	Input leakage current	V <sub>CC</sub> = 5.5V; V <sub>I</sub> = GND or 5.5V		±0.01	±1.0		±1.0	μΑ	
I <sub>OFF</sub>	Power-off leakage current	$V_{CC} = 0.0V; V_{O} \text{ or } V_{I} \le 4.5V$		±5.0	±100		±100	μΑ	
I <sub>CEX</sub>	Output High leakage current	$V_{CC} = 5.5V$ ; $V_{O} = 5.5V$ ; $V_{I} = GND$ or $V_{CC}$		5.0	50		50	μΑ	
I <sub>O</sub>	Output current <sup>1</sup>	$V_{CC} = 5.5V; V_{O} = 2.5V$	-50	-100	-180	-50	-180	mA	
I <sub>CCH</sub>	Quiescent supply current	$V_{CC} = 5.5V$ ; Outputs High, $V_{I} = GND$ or $V_{CC}$		0.5	250		250	μΑ	
I <sub>CCL</sub>		$V_{CC}$ = 5.5V; Outputs Low, $V_{I}$ = GND or $V_{CC}$		24	30		30	mA	
Δl <sub>CC</sub>	Additional supply current per input pin <sup>2</sup>	$V_{CC}$ = 5.5V; one input at 3.4V, other inputs at $V_{CC}$ or GND		0.5	1.5		1.5	mA	

### NOTES:

- 1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- 2. This is the increase in supply current for each input at 3.4V.
- 3. For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.

 $\begin{array}{l} \textbf{AC CHARACTERISTICS} \\ \textbf{GND} = \textbf{0V}, \, \textbf{t}_{R} = \textbf{t}_{F} = \textbf{2.5ns}, \, \textbf{C}_{L} = \textbf{50pF}, \, \textbf{R}_{L} = \textbf{500}\Omega \end{array}$ 

	LIMITS <sup>1</sup>							
SYMBOL	PARAMETER	WAVEFORM	T <sub>amb</sub> = +25°C V <sub>CC</sub> = +5.0V			= -40 to 5°C .0V <u>+</u> 0.5V	UNIT	
			MIN	TYP	MAX	MIN	MAX	
f <sub>MAX</sub>	Maximum clock frequency	1	150	250		150		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Qn	1	1.8 2.2	3.1 3.6	4.0 4.7	1.8 2.2	4.8 4.9	ns

### NOTE:

1. Limits may vary among suppliers.

## Octal D-type flip-flop with enable


## 74ABT377A

AC SETUP REQUIREMENTS GND = 0V,  $t_R$  =  $t_F$  = 2.5ns,  $C_L$  = 50pF,  $R_L$  = 500 $\Omega$ 


				LIM	IITS	
SYMBOL	SYMBOL PARAMETER WAY		T <sub>amb</sub> = V <sub>CC</sub> =	: +25°C : +5.0V	T <sub>amb</sub> = -40 to +85°C V <sub>CC</sub> = +5.0V ±0.5V	UNIT
			MIN	TYP	MIN	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, High or Low Dn to CP	2	1.5 1.5	0.7 0.5	1.5 1.5	ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low Dn to CP	2	1.0 1.0	-0.4 -0.6	1.0 1.0	ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, High or Low E to CP	2	2.0 2.0	1.1 1.0	2.0 2.0	ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low E to CP	2	1.0 1.0	-0.9 -0.1	1.0 1.0	ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	Clock Pulse width High or Low	1	1.5 2.0	0.7 1.0	1.5 2.0	ns

## **AC WAVEFORMS**

 $V_M = 1.5V$ ,  $V_{IN} = GND$  to 3.0V



Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width and Maximum Clock Frequency




Waveform 2. Data and Enable Setup and Hold Times

## Octal D-type flip-flop with enable

## 74ABT377A

## **TEST CIRCUIT AND WAVEFORM**



## DEFINITIONS

R<sub>L</sub> = Load resistor; see AC CHARACTERISTICS for value.

 $C_L = Load$  capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

EA MILV	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	t <sub>W</sub>	t <sub>R</sub>	t <sub>F</sub>		
74ABT	3.0V	1MHz	500ns	2.5ns	2.5ns		

SA00057

## Octal D-type flip-flop with enable

74ABT377A

	DEFINITIONS					
Data Sheet Identification	Product Status	Definition				
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.				
Preliminary Specification Preproduction Product		This data sheet contains preliminary data, and supplementary data will be published at a later date. Phillips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.				
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.				

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1997 All rights reserved. Printed in U.S.A.

Let's make things better.

Philips Semiconductors





Octal D-type flip-flop with enable

74ABT377

DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1

1995 Sep 06

Octal D-type flip-flop with enable

74ABT377

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1

1995 Sep 06 10

Octal D-type flip-flop with enable

74ABT377

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1

1995 Sep 06 11

Octal D-type flip-flop with enable

74ABT377

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1

1995 Sep 06 12