## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China


## Functional Description

The AC/ACT153 is a dual 4-input multiplexer. It can select two bits of data from up to four sources under the control of the common Select inputs ( $\mathrm{S}_{0}, \mathrm{~S}_{1}$ ). The two 4-input multiplexer circuits have individual active-LOW Enables ( $\overline{\mathrm{E}}_{\mathrm{a}}, \overline{\mathrm{E}}_{\mathrm{b}}$ ) which can be used to strobe the outputs independently. When the Enables ( $\overline{\mathrm{E}}_{\mathrm{a}}, \overline{\mathrm{E}}_{\mathrm{b}}$ ) are HIGH, the corresponding outputs $Z_{a}, Z_{b}$ ) are forced LOW. The AC/ACT153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the Select inputs. The logic equations for the outputs are shown below.

$$
\begin{aligned}
& \mathrm{Z}_{\mathrm{a}}=\overline{\mathrm{E}}_{\mathrm{a}} \cdot\left(\mathrm{l}_{0 \mathrm{a}} \cdot \overline{\mathrm{~S}}_{1} \cdot \overline{\mathrm{~S}}_{0}+\mathrm{I}_{1 \mathrm{a}} \cdot \overline{\mathrm{~S}}_{1} \cdot \mathrm{~S}_{0}+\right. \\
& \mathrm{I}_{2 \mathrm{a}} \cdot \mathrm{~S}_{1} \cdot \overline{\mathrm{~S}}_{\overline{0}} \overline{+} \overline{I_{\overline{3}}} \cdot \overline{\mathrm{~S}}_{\overline{1}} \cdot \overline{\mathrm{~S}}_{\overline{0}} \overline{\bar{\prime}} \\
& \mathrm{Z}_{\mathrm{b}}=\overline{\mathrm{E}}_{\mathrm{b}} \cdot\left(\mathrm{I}_{\mathrm{Ob}} \cdot \overline{\mathrm{~S}}_{1} \cdot \overline{\mathrm{~S}}_{0}+\mathrm{I}_{1 \mathrm{~b}} \cdot \overline{\mathrm{~S}}_{1} \cdot \mathrm{~S}_{0}+\right. \\
& \mathrm{I}_{2 \mathrm{~b}} \cdot \mathrm{~S}_{1} \cdot \overline{\mathrm{~S}}_{\overline{0}}^{-\overline{+}} \overline{\mathrm{I}_{\mathrm{3b}}} \cdot \overline{\mathrm{~S}}_{\overline{1}} \cdot \overline{\mathrm{~S}_{\overline{0}} \overline{)}}
\end{aligned}
$$

## Truth Table

| Select <br> Inputs |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs (a or b) |  |  |  |  |  | Output |  |
| S $_{\mathbf{0}}$ | S $_{\mathbf{1}}$ | $\overline{\text { E }}$ | I $_{\mathbf{0}}$ | I $_{\mathbf{1}}$ | I $_{\mathbf{2}}$ | I $_{\mathbf{3}}$ | Z |
| X | X | H | X | X | X | X | L |
| L | L | L | L | X | X | X | L |
| L | L | L | H | X | X | X | H |
| H | L | L | X | L | X | X | L |
|  |  |  |  |  |  |  |  |
| H | L | L | X | H | X | X | H |
| L | H | L | X | X | L | X | L |
| L | H | L | X | X | H | X | H |
| H | H | L | X | X | X | L | L |
| H | H | L | X | X | X | H | H |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level L = LOW Voltage Level
X = Immaterial

## Logic Diagram


Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.


## DC Electrical Characteristics for AC

| Symbol | Parameter | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{cc}} \\ & (\mathrm{~V}) \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ | Guaranteed Limits |  |  |  |
| $\overline{\mathrm{V}_{\mathrm{IH}}}$ | Minimum HIGH Level Input Voltage | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 1.5 \\ 2.25 \\ 2.75 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 2.1 \\ 3.15 \\ 3.85 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 2.1 \\ 3.15 \\ 3.85 \\ \hline \end{gathered}$ | V | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| $\overline{\mathrm{V}} \mathrm{IL}$ | Maximum LOW Level Input Voltage | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 1.5 \\ 2.25 \\ 2.75 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0.9 \\ 1.35 \\ 1.65 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 0.9 \\ 1.35 \\ 1.65 \\ \hline \end{gathered}$ | V | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| $\overline{\mathrm{V}_{\mathrm{OH}}}$ | Minimum HIGH Level Output Voltage | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 2.99 \\ & 4.49 \\ & 5.49 \\ & \hline \end{aligned}$ | $\begin{array}{r} \hline 2.9 \\ 4.4 \\ 5.4 \\ \hline \end{array}$ | $\begin{aligned} & 2.9 \\ & 4.4 \\ & 5.4 \\ & \hline \end{aligned}$ | V | $\mathrm{I}_{\text {OUT }}=-50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 2.56 \\ & 3.86 \\ & 4.86 \end{aligned}$ | $\begin{aligned} & 2.46 \\ & 3.76 \\ & 4.76 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}(\text { Note } 2) \end{aligned}$ |
| $\overline{\mathrm{V}} \mathrm{L}$ | Maximum LOW Level Output Voltage | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0.002 \\ & 0.001 \\ & 0.001 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \\ & 0.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | V | $\mathrm{l}_{\text {OUT }}=50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 0.36 \\ & 0.36 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.44 \\ & 0.44 \\ & 0.44 \end{aligned}$ | V | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}(\text { Note } 2) \end{aligned}$ |
| $\overline{I_{\mathrm{IN}}}$ <br> (Note 4) | Maximum Input Leakage Current | 5.5 |  | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND}$ |
| ToLD | Minimum Dynamic Output Current (Note 3) | 5.5 |  |  | 75 | mA | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ Max |
| IOHD |  | 5.5 |  |  | -75 | mA | $\mathrm{V}_{\text {OHD }}=3.85 \mathrm{~V}$ Min |
| ICC <br> (Note 4) | Maximum Quiescent Supply Current | 5.5 |  | 4.0 | 40.0 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \\ & \text { or GND } \end{aligned}$ |
| Note 2: All outputs loaded; thresholds on input associated with output under test. <br> Note 3: Maximum test duration 2.0 ms , one output loaded at a time. <br> Note 4: $\mathrm{I}_{\mathrm{IN}}$ and $\mathrm{I}_{\mathrm{CC}} @ 3.0 \mathrm{~V}$ are guaranteed to be less than or equal to the respective limit @ $5.5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$. |  |  |  |  |  |  |  |



## AC Electrical Characteristics for ACT

| Symbol | Parameter | $\mathrm{V}_{\mathrm{Cc}}$ <br> (V) <br> (Note 8) | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay $S_{n} \text { to } Z_{n}$ | 5.0 | 3.0 | 7.0 | 11.5 | 2.0 | 13.5 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay $S_{n} \text { to } Z_{n}$ | 5.0 | 3.0 | 7.0 | 11.5 | 2.5 | 13.5 | ns |
| $t_{\text {PLH }}$ | Propagation Delay $\bar{E}_{n} \text { to } Z_{n}$ | 5.0 | 2.0 | 6.5 | 10.5 | 2.0 | 12.5 | ns |
| $t_{\text {PHL }}$ | Propagation Delay $\bar{E}_{n} \text { to } Z_{n}$ | 5.0 | 3.0 | 6.0 | 9.5 | 2.5 | 11.0 | ns |
| ${ }^{\text {PLLH }}$ | Propagation Delay $I_{n}$ to $Z_{n}$ | 5.0 | 2.5 | 5.5 | 9.5 | 2.0 | 11.0 | ns |
| ${ }_{\text {t }}$ | Propagation Delay $I_{n} \text { to } Z_{n}$ | 5.0 | 2.0 | 5.5 | 9.5 | 2.0 | 11.0 | ns |

## Capacitance

| Symbol | Parameter | Typ | Units | Conditions |
| :--- | :--- | :---: | :---: | :--- |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | 4.5 | pF | $\mathrm{V}_{\mathrm{CC}}=\mathrm{OPEN}$ |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance | 65.0 | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LAND PATTERN RECOMMENDATION


DIMENSIONS ARE IN MILLIMETERS

NOTES:
A. CONFORMS TO EIA.J EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
B. DIMENSIONS ARE IN MILLIMETERS
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

M16DRevB1


16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M16D


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
 Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
