

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









74AC253 • 74ACT253 Dual 4-Input Multiplexer with 3-STATE Outputs

General Description

The AC/ACT253 is a dual 4-input multiplexer with 3-STATE outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (\overline{OE}) inputs, allowing the outputs to interface directly with bus oriented systems.

Features


- I_{CC} and I_{OZ} reduced by 50%
- Multifunction capability
- Non inverting 3-STATE outputs
- Outputs source/sink 24 mA
- ACT253 has TTL-compatible inputs

Ordering Code:


Order Number	Package Number	Package Description
74AC253SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74AC253SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC253PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
74ACT253SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74ACT253SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT253MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT253PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Device also available Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Diagrams



Connection Diagram



Pin Descriptions

Pin Names	Description
I _{0a} -I _{3a}	Side A Data Inputs
I _{0b} –I _{3b}	Side B Data Inputs
S ₀ , S ₁	Common Select Inputs
OEa	Side A Output Enable Input
ΘE _b	Side B Output Enable Input
Z_a, Z_b	3-STATE Outputs

FACT™ is a trademark of Fairchild Semiconductor Corporation.

Functional Description

The AC/ACT253 contains two identical 4-input multiplexers with 3-STATE outputs. They select two bits from four sources selected by common Select inputs (S_0, S_1) . The 4-input multiplexers have individual Output Enable (OEa, $\overline{\text{OE}}_{\text{b}}$) inputs which, when HIGH, force the outputs to a high impedance (High Z) state. This device is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs

$$\begin{split} Z_a &= \overline{OE}_a \bullet & \quad (I_{0a} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1a} \bullet \overline{S}_1 \bullet S_0 + I_{2a} \bullet \overline{S}_1 \bullet S_0) \\ Z_b &= \overline{OE}_b \bullet & \quad (I_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 + I_{2b} \bullet S_1 \bullet \overline{S}_0 + I_{3b} \bullet S_1 \bullet S_0) \end{split}$$

If the outputs of 3-STATE devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-STATE devices whose outputs are tied together are designed so that there is no overlap.


Truth Table

_	elect puts	ı	Data I	nputs	Output Enable	Outputs	
S ₀	S ₁	I ₀	I ₁	l ₂	l ₃	ŌĒ	Z
Х	Х	Χ	Х	Х	Χ	Н	Z
L	L	L	Х	Х	Χ	L	L
L	L	Н	Х	Х	Χ	L	Н
Н	L	Х	L	Х	Χ	L	L
Н	L	Х	Н	Х	Χ	L	Н
L	Н	Х	Х	L	Χ	L	L
L	Н	Х	Х	Н	Χ	L	Н
Н	Н	Х	Х	Х	L	L	L
Н	Н	Х	Х	Х	Н	L	Н

Address Inputs S₀ and S₁ are common to both sections.

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial Z = High Impedance

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Diode Current (I_{IK})

 $\begin{array}{c} \text{V}_{\text{I}} = -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ \text{DC Input Voltage (V}_{\text{I}}) & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{array}$

DC Output Diode Current (I_{OK})

 $\begin{aligned} & \text{V}_{\text{O}} = -0.5 \text{V} & -20 \text{ mA} \\ & \text{V}_{\text{O}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ & \text{DC Output Voltage (V}_{\text{O}}) & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{aligned}$

DC Output Source

or Sink Current (I $_{
m O}$) \pm 50 mA

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) \pm 50 mA

Storage Temperature (T_{STG}) $-65^{\circ}C$ to $+150^{\circ}C$

Junction Temperature (T_J)

PDIP 140°C

Recommended Operating Conditions

Supply Voltage (V_{CC})

 $\begin{array}{cccc} AC & 2.0V \text{ to } 6.0V \\ ACT & 4.5V \text{ to } 5.5V \\ Input Voltage (V_I) & 0V \text{ to } V_{CC} \\ Output Voltage (V_O) & 0V \text{ to } V_{CC} \\ Operating Temperature (T_A) & -40^{\circ}C \text{ to } +85^{\circ}C \\ \end{array}$

Minimum Input Edge Rate $(\Delta V/\Delta t)$

AC Devices

 $V_{\mbox{\footnotesize{IN}}}$ from 30% to 70% of $V_{\mbox{\footnotesize{CC}}}$

V_{CC} @ 3.3V, 4.5V, 5.5V 125 mV/ns

Minimum Input Edge Rate $(\Delta V/\Delta t)$

ACT Devices

 V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V 125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics for AC

Symbol	Parameter	V_{CC} $T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
- Cyllibol		(V)	Тур	Gı	uaranteed Limits	Oille	Conditions
V _{IH}	Minimum HIGH Level	3.0	1.5	2.1	2.1		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	3.15	3.15	V	or V _{CC} - 0.1V
		5.5	2.75	3.85	3.85		
V _{IL}	Maximum LOW Level	3.0	1.5	0.9	0.9		V _{OUT} = 0.1V
	Input Voltage	4.5	2.25	1.35	1.35	V	or V _{CC} - 0.1V
		5.5	2.75	1.65	1.65		
V _{OH}	Minimum HIGH Level	3.0	2.99	2.9	2.9		
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \mu A$
		5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL}$ or V_{IH}
		3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA (Note 2)}$
V _{OL}	Maximum LOW Level	3.0	0.002	0.1	0.1		
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \mu A$
		5.5	0.001	0.1	0.1		
							$V_{IN} = V_{IL}$ or V_{IH}
		3.0		0.36	0.44		$I_{OL} = 12 \text{ mA}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)
I _{IN} (Note 4)	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND
l _{OZ}	Maximum 3-STATE						V_{I} (OE) = V_{IL} , V_{IH}
	Current	5.5		±0.25	±2.5	μΑ	$V_I = V_{CC}, GND$
							$V_O = V_{CC}$, GND
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 3)	5.5			-75	mA	V _{OHD} = 3.85V Min
I _{CC} (Note 4)	Maximum Quiescent Supply Current	5.5		4.0	40.0	μΑ	V _{IN} = V _{CC} or GND

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: $I_{\rm IN}$ and $I_{\rm CC}$ @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V $V_{\rm CC}$.

Symbol	Parameter	v _{cc}	T _A = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions
Syllibol		(V)			Gu	aranteed Limits	Units
V _{IH}	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	V _{OUT} = 0.1V
	Input Voltage	5.5	1.5	2.0	2.0	\ \ \	or V _{CC} - 0.1V
V _{IL}	Maximum LOW Level	4.5	1.5	0.8	0.8	V	V _{OUT} = 0.1V
	Input Voltage	5.5	1.5	0.8	0.8	\ \	or V _{CC} – 0.1V
V _{OH}	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	
	Output Voltage	5.5	5.49	5.4	5.4	V	$I_{OUT} = -50 \mu A$
							$V_{IN} = V_{IL}$ or V_{IH}
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA}$ (Note 5
/ _{OL}	Maximum LOW Level	4.5	0.001	0.1	0.1	V	I _{OLIT} = 50 μA
	Output Voltage	5.5	0.001	0.1	0.1	· ·	1 _{OUT} = 50 μA
							$V_{IN} = V_{IL}$ or V_{IH}
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 5)
IN	Maximum Input	5.5		±0.1	±1.0	μА	$V_I = V_{CC}$, GND
	Leakage Current	3.5		±0.1	±1.0	μΛ	VI = VCC, GIVD
oz	Maximum 3-STATE	5.5		±0.25	±2.5	μА	$V_I = V_{IL}, V_{IH}$
	Current	0.0		±0.20	±2.0	μΑ	$V_O = V_{CC}$, GND
CCT	Maximum	5.5	0.6		1.5	mA	$V_1 = V_{CC} - 2.1V$
	I _{CC} /Input	3.3	0.0		1.5	111/4	v1 - vCC - 2.1v
OLD	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
OHD	Output Current (Note 6)	5.5			-75	mA	V _{OHD} = 3.85V Min
lcc	Maximum Quiescent	5.5		4.0	40.0	μА	$V_{IN} = V_{CC}$
	Supply Current	5.5		4.0	40.0	μΑ	or GND

Note 5: All outputs loaded; thresholds on input associated with output under test.

Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

AC Electrical Characteristics for AC

	Parameter	V _{CC}		$T_A = +25^{\circ}C$		T _A = -40°	C to +85°C	
Symbol		(V)		$\textbf{C}_{\textbf{L}} = \textbf{50 pF}$		C _L =	Units	
		(Note 7)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	3.3	2.0	8.5	15.5	2.0	17.5	ns
	S_n to Z_n	5.0	2.0	6.5	11.0	1.5	12.5	115
t _{PHL}	Propagation Delay	3.3	2.5	9.5	16.0	2.0	18.0	no
	S _n to Z _n	5.0	2.0	7.0	11.5	1.5	13.0	ns
t _{PLH}	Propagation Delay	3.3	1.5	7.0	14.5	1.5	17.0	ns
	I_n to Z_n	5.0	1.5	5.5	10.0	1.5	11.5	115
t _{PHL}	Propagation Delay	3.3	2.0	7.5	13.0	1.5	15.0	ns
	I_n to Z_n	5.0	1.5	5.5	9.5	1.5	11.0	IIS
t _{PZH}	Output Enable Time	3.3	1.5	4.5	8.0	1.0	8.5	ns
		5.0	1.5	3.5	6.0	1.0	6.5	115
t _{PZL}	Output Enable Time	3.3	1.5	5.0	8.0	1.0	9.0	ns
		5.0	1.5	3.5	6.0	1.0	7.0	115
t _{PHZ}	Output Disable Time	3.3	2.0	5.5	9.5	1.5	10.0	ns
		5.0	2.0	5.0	8.0	1.5	8.5	115
t _{PLZ}	Output Disable Time	3.3	1.5	5.0	8.0	1.0	9.0	ns
		5.0	1.5	4.0	7.0	1.0	7.5	115

Note 7: Voltage Range 3.3 is $3.3V \pm 0.3V$ Voltage Range 5.0 is $5.0V \pm 0.5V$


AC Electrical Characteristics for ACT

	Parameter	V _{CC}		T _A = +25°C		T _A = -40°	Units	
Symbol		(V)		$\textbf{C}_{\textbf{L}} = \textbf{50 pF}$		$C_L = 50 \text{ pF}$		
		(Note 8)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	5.0	2.0	7.0	11.5	2.0	13.0	ns
	S _n to Z _n	5.0	2.0	7.0	11.5	2.0	13.0	115
t _{PHL}	Propagation Delay	5.0	3.0	7.5	13.0	2.5	14.5	ns
	S _n to Z _n	3.0	3.0	7.5	13.0	2.5	14.5	115
t _{PLH}	Propagation Delay	5.0	2.5	5.5	10.0	2.0	11.0	ns
	I_n to Z_n	3.0	2.5	5.5	10.0	2.0	11.0	115
t _{PHL}	Propagation Delay	5.0	3.5	6.5	11.0	3.0	12.5	ns
	I _n to Z _n	3.0	3.5	0.5	11.0	3.0	12.5	115
t _{PZH}	Output Enable Time	5.0	2.0	4.5	7.5	1.5	8.5	ns
t _{PZL}	Output Enable Time	5.0	2.0	5.0	8.0	1.5	9.0	ns
t _{PHZ}	Output Disable Time	5.0	3.0	6.0	9.5	2.5	10.0	ns
t _{PLZ}	Output Disable Time	5.0	2.5	4.5	7.5	2.0	8.5	ns


Note 8: Voltage Range 5.0 is 5.0V ± 0.5V


Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation Capacitance	50.0	pF	$V_{CC} = 5.0V$




16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A





16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com