

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









74AC373 • 74ACT373 **Octal Transparent Latch with 3-STATE Outputs**

General Description

The AC/ACT373 consists of eight latches with 3-STATE outputs for bus organized system applications. The flipflops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the bus output is in the high impedance state.

Features

November 1988


Revised November 1999

Ordering Code:

Order Number	Package Number	Package Description
74AC373SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74AC373SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC373MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC373PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74ACT373SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74ACT373SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT373MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74ACT373MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT373PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering information

Logic Symbols





Pin Descriptions

Pin Names	Description
D ₀ –D ₇	Data Inputs
LE	Latch Enable Input
ŌĒ	Output Enable Input
O ₀ -O ₇	3-STATE Latch Outputs

FACT™ is a trademark of Fairchild Semiconductor Corporation.

Functional Description


The AC/ACT373 contains eight D-type latches with 3-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D-type input changes. When LE is LOW, the latches store the information that was present on the D-type inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE standard outputs are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the standard outputs are in the 2-state mode. When \overline{OE} is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Truth Table

	Outputs		
LE	OE	D _n	O _n
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	Х	O ₀

H = HIGH Voltage Level

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

L = LOW Voltage Level

V = Immeterial

 O_0 = Previous O_0 before HIGH-to-LOW transition of Latch Enable

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Diode Current (I_{IK})

 $\begin{array}{c} \text{V}_{\text{I}} = -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ \text{DC Input Voltage (V}_{\text{I}}) & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{array}$

DC Output Diode Current (I_{OK})

 $\begin{aligned} \text{V}_{\text{O}} &= -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{O}} &= \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \end{aligned}$

DC Output Voltage (V_O) -0.5V to $V_{CC} + 0.5V$

DC Output Source

or Sink Current (I_O) \pm 50 mA

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) \pm 50 mA

Storage Temperature (T_{STG}) $-65^{\circ}C$ to $+150^{\circ}C$

Junction Temperature (T_J)

PDIP 140°C

Recommended Operating Conditions

Supply Voltage (V_{CC})

Minimum Input Edge Rate $(\Delta V/\Delta t)$

AC Devices

 $V_{\mbox{\footnotesize{IN}}}$ from 30% to 70% of $V_{\mbox{\footnotesize{CC}}}$

V_{CC} @ 3.3V, 4.5V, 5.5V 125 mV/ns

Minimum Input Edge Rate $(\Delta V/\Delta t)$

ACT Devices

 V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V 125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACTnu circuits outside databook specifications.

DC Electrical Characteristics for AC

Symbol	Parameter	V _{CC}	T _A =	+25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions
Symbol	i didiletei	(V)	Тур	Gu	aranteed Limits	Omis	Conditions
V _{IH}	Minimum HIGH Level	3.0	1.5	2.1	2.1		V _{OUT} = 0.1V
	Input Voltage	4.5	2.25	3.15	3.15	V	or V _{CC} - 0.1V
		5.5	2.75	3.85	3.85		
V _{IL}	Maximum LOW Level	3.0	1.5	0.9	0.9		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	1.35	1.35	V	or V _{CC} – 0.1V
		5.5	2.75	1.65	1.65		
V _{OH}	Minimum HIGH Level	3.0	2.99	2.9	2.9		
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \mu A$
		5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL}$ or V_{IH}
		3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		I _{OL} = -24 mA (Note 2)
V _{OL}	Maximum LOW Level	3.0	0.002	0.1	0.1		
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \mu A$
		5.5	0.001	0.1	0.1		
							$V_{IN} = V_{IL}$ or V_{IH}
		3.0		0.36	0.44		$I_{OL} = 12 \text{ mA}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)
I _{IN} (Note 4)	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}$, GND
I _{OZ}	Maximum 3-STATE Current						V_{I} (OE) = V_{IL} , V_{IH}
		5.5		±0.25	± 2.5	μΑ	$V_I = V_{CC}$, GND
							$V_O = V_{CC}$, GND
I _{OLD}	Minimum Dynamic Output Current (Note 3)	5.5			75	mA	V _{OLD} = 1.65V Max
I _{OHD}		5.5			-75	mA	V _{OHD} = 3.85V Min
I _{CC} (Note 4)	Maximum Quiescent Supply Current	5.5		4.0	40.0	μΑ	V _{IN} = V _{CC} or GND

Note 2: All outputs loaded, thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC} .

 $\mathsf{I}_{\mathsf{OHD}}$

 I_{CC}

DC Electrical Characteristics for ACT $T_A = +25^{\circ}C$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}$ v_{cc} Conditions Symbol Parameter Units **Guaranteed Limits** (V) Тур Minimum HIGH Level 4.5 1.5 $V_{OUT} = 0.1V$ 5.5 1.5 2.0 2.0 or $V_{CC} - 0.1V$ Maximum LOW Level V_{IL} 4.5 1.5 0.8 0.8 $V_{OUT} = 0.1V$ Input Voltage 5.5 1.5 0.8 or $V_{CC} - 0.1 V$ 0.8 Minimum HIGH Level 4.49 4.4 V_{OH} 4.5 4.4 $I_{OUT} = -50~\mu\text{A}$ Output Voltage 5.4 5.4 5.5 5.49 $V_{IN} = V_{IL}$ or V_{IH} 4.5 3 86 3.76 $I_{OH} = -24 \text{ mA}$ I_{OH} = -24 mA (Note 5) 5.5 4.86 4.76 V_{OL} Maximum LOW Level 4.5 0.1 0.1 $I_{OUT} = 50 \; \mu A$ Output Voltage 5.5 $V_{IN} = V_{IL}$ or V_{IH} 4.5 0.36 0.44 $I_{OL} = 24 \text{ mA}$ I_{OL} = 24 mA (Note 5) 5.5 0.36 0.44 Maximum Input I_{IN} 5.5 ± 0.1 ± 1.0 $V_I = V_{CC}$, GND Leakage Current Maximum 3-STATE $V_I = V_{IL}, \ V_{IH}$ I_{OZ} 5.5 $\pm\,0.25$ $\pm \ 2.5$ Current $V_O = V_{CC}$, GND Maximum I_{CC}/Input 0.6 $V_I = V_{CC} - 2.1V$ 5.5 1.5 mΑ I_{CCT} V_{OLD} = 1.65V Max Minimum Dynamic 5.5 I_{OLD} V_{OHD} = 3.85V Min

-75

40.0

mΑ

 $V_{IN} = V_{CC}$

or GND

Note 5: All outputs loaded; thresholds on input associated with output under test.

5.5

Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

Output Current (Note 6)

Maximum Quiescent

Supply Current

AC Electrical Characteristics for AC

		V _{CC}		$T_A = +25^{\circ}C$		T _A = -40°	C to +85°C	
Symbol	Parameter	(V)		$C_L = 50 pF$		$C_L = 50 \text{ pF}$		Units
		(Note 7)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	3.3	1.5	10.0	13.5	1.5	15.0	ns
	D _n to O _n	5.0	1.5	7.0	9.5	1.5	10.5	115
t _{PHL}	Propagation Delay	3.3	1.5	9.5	13.0	1.5	14.5	ns
	D _n to O _n	5.0	1.5	7.0	9.5	1.5	10.5	115
t _{PLH}	Propagation Delay	3.3	1.5	10.0	13.5	1.5	15.0	ns
	LE to O _n	5.0	1.5	7.5	9.5	1.5	10.5	ns
t _{PHL}	Propagation Delay	3.3	1.5	9.5	12.5	1.5	14.0	ns
	LE to O _n	5.0	1.5	7.0	9.5	1.5	10.5	ris
t _{PZH}	Output Enable Time	3.3	1.5	9.0	11.5	1.0	13.0	ns
		5.0	1.5	7.0	8.5	1.0	9.5	115
t _{PZL}	Output Enable Time	3.3	1.5	8.5	11.5	1.0	13.0	no
		5.0	1.5	6.5	8.5	1.0	9.5	ns
t _{PHZ}	Output Disable Time	3.3	1.5	10.0	12.5	1.0	14.5	ns
		5.0	1.5	8.0	11.0	1.0	12.5	115
t _{PLZ}	Output Disable Time	3.3	1.5	8.0	11.5	1.0	12.5	ns
		5.0	1.5	6.5	8.5	1.0	10.0	115

4.0

Note 7: Voltage Range 3.3 is 3.3V ± 0.3V Voltage Range 5.0 is 5.0V $\pm~0.5\text{V}$

AC Operating Requirements for AC

		V _{CC}	T _A = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		
Symbol	Parameter	(V)	C _L =	C _L = 50 pF C _L = 5		Units	
		(Note 8)	Тур	Guara	anteed Minimum		
t _S	Setup Time, HIGH or LOW	3.3	3.5	5.5	6.0	no	
	D _n to LE	5.0	2.0	4.0	4.5	ns	
t _H	Hold Time, HIGH or LOW	3.3	-3.0	1.0	1.0	ns	
	D _n to LE	5.0	-1.5	1.0	1.0	115	
t _W	LE Pulse Width,	3.3	4.0	5.5	6.0	no	
	HIGH	5.0	2.0	4.0	4.5	ns	

Note 8: Voltage Range 3.3 is $3.3V \pm 0.3V$ Voltage Range 5.0 is $5.0V \pm 0.5V$

AC Electrical Characteristics for ACT

Symbol	Parameter	V _{cc} (V)	T _A = +25°C C _I = 50 pF			$T_A = -40$ °C to +85°C $C_L = 50$ pF		Units
Symbol		(Note 9)	Min	Тур	Max	Min Max		Onits
t _{PLH}	Propagation Delay D _n to O _n	5.0	2.5	8.5	10.0	1.5	11.5	ns
t _{PHL}	Propagation Delay D _n to O _n	5.0	2.0	8.0	10.0	1.5	11.5	ns
t _{PLH}	Propagation Delay LE to O _n	5.0	2.5	8.5	11.0	2.0	11.5	ns
t _{PHL}	Propagation Delay LE to O _n	5.0	2.0	8.0	10.0	1.5	11.5	ns
t _{PZH}	Output Enable Time	5.0	2.0	8.0	9.5	1.5	10.5	ns
t _{PZL}	Output Enable Time	5.0	2.0	7.5	9.0	1.5	10.5	ns
t _{PHZ}	Output Disable Time	5.0	2.5	9.0	11.0	2.5	12.5	ns
t _{PLZ}	Output Disable Time	5.0	1.5	7.5	8.5	1.0	10.0	ns

Note 9: Voltage Range 5.0 is 5.0V ± 0.5V


AC Operating Requirements for ACT

Symbol	Parameter	V _{CC} (V)	$T_A = +25$ °C $C_L = 50 \text{ pF}$				$T_A = -40$ °C to +85°C $C_L = 50$ pF	Units
		(Note 10)	Тур	Gua	ranteed Minimum			
ts	Setup Time, HIGH or LOW D _n to LE	5.0	0.8	2.5	3.5	ns		
t _H	Hold Time, HIGH or LOW D _n to LE	5.0	0	0	1.0	ns		
t _W	LE Pulse Width, HIGH	5.0	2.0	7.0	8.0	ns		


Note 10: Voltage Range 5.0 is 5.0V ± 0.5V


Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation Capacitance	40.0	pF	V _{CC} = 5.0V




20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body Package Number M20B





20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide Package Number MSA20



 $0.325 \begin{array}{l} +0.040 \\[-4pt] -0.015\end{array}$

(8.255 +1.016) -0.381 (1.524 ± 0.127)

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 1 013-1 040 (25.73-26.42) 0.092×0.030 (2.337 × 0.762) MAX DP 0.032 ± 0.005 19 18 17 16 15 14 13 12 11 20 19 (0.813±0.127) RAD 0.260 ±0.005 PIN NO. 1 IDENT PIN NO. 1 IDENT (6.604 = 0.127) 0.280 OPTION 1 (7.112) MIN 1 2 3 4 5 6 7 8 9 10 0.090 OPTION 2 0.300-0.320 (2.286) (7.620-8.128) 0.060 NOM 0.040 OPTION 2 0.130 0.005 (1.524) (1.016) 4° (4 X) 0.065 (3.302 0.127) (1.651) TYP 0.145-0.200 (3.683 - 5.080)95°± 5° 0.009-0.015 90°±0.004° (0.229-0.381) TYP 0.060 ± 0.005 0.020 0.100 ± 0.010 0.125-0.140 (3.175-3.556) (0.508) 0.018 ± 0.003 (2.540 ± 0.254)

20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

 (0.457 ± 0.076)

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

N20A (REV G)