imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



FAIRCHILD

SEMICONDUCTOR

74AC573 • 74ACT573 **Octal Latch with 3-STATE Outputs**

General Description

The 74AC573 and 74ACT573 are high-speed octal latches with buffered common Latch Enable (LE) and buffered common Output Enable (\overline{OE}) inputs.

The 74AC573 and 74ACT573 are functionally identical to the 74AC373 and 74ACT373 but with inputs and outputs on opposite sides.

November 1988 Revised October 1999

Features


- I_{CC} and I_{OZ} reduced by 50%
- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to 74AC373 and 74ACT373
- 3-STATE outputs for bus interfacing
- Outputs source/sink 24 mA
- 74ACT573 has TTL-compatible inputs

Ordering Code:

Order Number	Package Number	Package Description
74AC573SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS013, 0.300" Wide Body
74AC573SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC573MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC573PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74ACT573SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS013, 0.300" Wide Body
74ACT573SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT573MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT573PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram

		$ \bigcirc $		
ŌĒ —	1		20	-V _{CC}
D ₀ —	2		19	-0 ₀
D1-	3		18	-0 ₁
D ₂ —	4		17	-0 ₂
D3-	5		16	-0 ₃
D4 —	6		15	-0 ₄
D ₅ -	7		14	-0 ₅
D ₆ -	8		13	-0 ₆
D7 -	9		12	-07
GND —	10		11	-LE

Pin Descriptions

Pin Names Description				
D ₀ -D ₇	Data Inputs			
LE	Latch Enable Input			
OE	3-STATE Output Enable Input			
0 ₀ –0 ₇	3-STATE Latch Outputs			

FACT™ is a trademark of Fairchild Semiconductor Corporation.

Functional Description

The 74AC573 and 74ACT573 contain eight D-type latches with 3-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D-type input changes. When LE is LOW the latches store the information that was present on the D-type inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are enabled. When \overline{OE} is HIGH the buffers ers are in the high impedance mode but this does not interfere with entering new data into the latches.

Truth Table


	Outputs		
OE	LE	D	On
L	Н	Н	н
L	Н	L	L
L	L	х	O ₀
Н	Х	Х	O ₀ Z

H = HIGH Voltage L = LOW Voltage Z = High Impedance

X = Immaterial

 $O_0 = Previous O_0$ before HIGH-to-LOW transition of Latch Enable

Logic Diagram



Absolute Maximum Ratings(Note 1)		Recommended Operatir	ng
Supply Voltage (V _{CC})	-0.5V to +7.0V	Conditions	
DC Input Diode Current (IIK)		Supply Voltage (V _{CC})	
$V_{I} = -0.5V$	–20 mA	AC	2.0V to 6.0V
$V_I = V_{CC} + 0.5V$	+20 mA	ACT	4.5V to 5.5V
DC Input Voltage (VI)	$-0.5V$ to $V_{CC}^{}+0.5V$	Input Voltage (V _I)	0V to V _{CC}
DC Output Diode Current (I _{OK})		Output Voltage (V _O)	0V to V _{CC}
$V_{O} = -0.5V$	–20 mA	Operating Temperature (T _A)	-40°C to +85°C
$V_O = V_{CC} + 0.5V$	+20 mA	Minimum Input Edge Rate ($\Delta V / \Delta t$)	
DC Output Voltage (V _O)	$-0.5V$ to $V_{CC}^{}+0.5V$	AC Devices	
DC Output Source		V_{IN} from 30% to 70% of V_{CC}	
or Sink Current (I _O)	±50 mA	V _{CC} @ 3.0V, 4.5V, 5.5V	125 mV/ns
DC V _{CC} or Ground Current		ACT Devices	
per Output Pin (I _{CC} or I _{GND})	±50 mA	V _{IN} from 0.8V to 2.0V	
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$	V _{CC} @ 4.5V, 5.5V	125 mV/ns
Junction Temperature (T _J) (PDIP)	140°C	Note 1: Absolute maximum ratings are those value to the device may occur. The databook specificati out exception, to ensure that the system design is supply, temperature, and output/input loading varia recommend operation of FACT [™] circuits outside da	ons should be met, with- s reliable over its power ables. Fairchild does not

DC Electrical Characteristics for AC

Symbol	Parameter	Vcc	T _A =	+ 25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions
Symbol	Parameter	(V)	Тур	Gu	aranteed Limits	Units	Conditions
V _{IH}	Minimum HIGH Level	3.0	1.5	2.1	2.1		V _{OUT} = 0.1V
	Input Voltage	4.5	2.25	3.15	3.15	V	or $V_{CC} - 0.1V$
		5.5	2.75	3.85	3.85		
VIL	Maximum LOW Level	3.0	1.5	0.9	0.9		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	1.35	1.35	V	or $V_{CC} - 0.1V$
		5.5	2.75	1.65	1.65		
V _{OH}	Minimum HIGH Level	3.0	2.99	2.9	2.9		I _{OUT} = -50 μA
	Output Voltage	4.5	4.49	4.4	4.4	V	
		5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		2.56	2.46	v	$I_{OH} = -12 \text{ mA}$
		4.5		3.86	3.76	v	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 2)
V _{OL}	Maximum LOW Level	3.0	0.002	0.1	0.1		
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \ \mu A$
		5.5	0.001	0.1	0.1		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		0.36	0.44	v	$I_{OL} = 12 \text{ mA}$
		4.5		0.36	0.44	v	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)
I _{IN} (Note 3)	Maximum Input Leakage Current	5.5		±0.1	±1.0	μA	$V_I = V_{CC}, GND$
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
IOHD	Output Current (Note 4)	5.5			-75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent	5.5		4.0	40.0	μA	$V_{IN} = V_{CC}$ or GND
(Note 3)	Supply Current	5.5		4.0	40.0	μΛ	VIN - VCC OF GIVE
I _{OZ}	Maximum 3-STATE			1			$V_{I} (OE) = V_{IL}, V_{IH}$
	Leakage Current	5.5		±0.25	±2.5	μA	$V_I = V_{CC}, \ GND$
				1			$V_{O} = V_{CC}$, GND

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: $I_{\rm IN}$ and $I_{\rm CC}$ @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V $V_{\rm CC}.$

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

www.fairchildsemi.com

74AC573 • 74ACT573

AC Electrical Characteristics for AC

		V _{CC}		$T_A = +25^{\circ}C$		~	C to +85°C	
Symbol	Parameter	(V)		$C_L = 50 \ pF$		C _L =	50 pF	Units
		(Note 5)	Min	Тур	Max	Min	Max	
t _{PHL}	Propagation Delay	3.3	0.5	8.5	10.5	2.5	11.0	
t _{PLH}	D _n to O _n	5.0	1.5	5.5	7.0	1.5	7.5	ns
t _{PLH}	Propagation Delay	3.3	2.5	8.5	12.0	2.5	12.5	
t _{PHL}	LE to O _n	5.0	2.0	6.0	8.0	2.0	8.5	ns
t _{PZL}	Output Enable Time	3.3	2.5	8.5	13.0	2.5	13.5	
t _{PZH}		5.0	1.5	6.0	8.5	1.5	9.0	ns
t _{PHZ}	Output Disable Time	3.3	1.0	9.0	14.5	1.0	15.0	
t _{PLZ}		5.0	1.0	6.0	9.5	1.0	10.0	ns

Note 5: Voltage Range 5.0 is $5.0V\pm0.5V$

Voltage Range 3.3 is 3.3V \pm 0.3V

AC Operating Requirements for AC

Symbol	Parameter	V _{CC} (V)	T _A = - C _L = -	+25°C 50 pF	T _A = -40°C to +85°C C _L = 50 pF	Units
		(Note 6)	Тур	Guar	anteed Minimum	
ts	Setup Time, HIGH or LOW	3.3	0	3.0	3.0	
	D _n to LE	5.0	0	3.0	3.0	ns
t _H	Hold Time, HIGH or LOW	3.3	0	1.5	1.5	
	D _n to LE	5.0	0	1.5	1.5	ns
tw	LE Pulse Width, HIGH	3.3	2.0	4.0	4.0	20
		5.0	2.0	4.0	4.0	ns

Note 6: Voltage Range 5.0 is $5.0V\pm0.5V$ Voltage Range 3.3 is 3.3V $\pm\,0.3V$

Symbol	Parameter	V _{CC}	T _A =	+ 25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions
Symbol	Falameter	(V)	Тур	Gu	aranteed Limits	Units	Conditions
V _{IH}	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1 V$
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$
V _{IL}	Maximum LOW Level	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$
	Input Voltage		5.5	1.5	0.8	v	or $V_{CC} - 0.1V$
V _{OH}	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I _{OUT} = -50 μA
	Output Voltage	5.5	5.49	5.4	5.4	v	$I_{OUT} = -50 \mu A$
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 7)
V _{OL}	Maximum LOW Level	4.5	0.001	0.1	0.1	V	I _{OUT} = 50 μA
	Output Voltage	5.5	0.001	0.1	0.1	v	1 _{OUT} = 30 μA
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		$I_{OL} = 24 \text{ mA} \text{ (Note 7)}$
I _{IN}	Maximum Input	5.5		±0.1	±1.0	μA	V _I = V _{CC} , GND
	Leakage Current	5.5		±0.1	1.0	μΑ	VI - VCC, CIVD
I _{OZ}	Maximum 3-STATE	5.5		±0.25	±2.5	μA	$V_I = V_{IL}, V_{IH}$
	Leakage Current	5.5		10.25	±2.0	μΑ	$V_{O} = V_{CC}, GND$
I _{CCT}	Maximum	5.5	0.6		1.5	mA	$V_{1} = V_{CC} - 2.1V$
	I _{CC} /Input	5.5	0.0		1.5	IIIA	
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 8)	5.5			-75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent	5.5		4.0	40.0	μA	$V_{IN} = V_{CC}$ or GND
	Supply Current	5.5		4.0	40.0	μА	VIN - VCC OF GIVD

Note 7: All outputs loaded; thresholds on input associated with output under test.

Note 8: Maximum test duration 2.0 ms, one output loaded at a time.

AC Electrical Characteristics for ACT

		V _{CC}		$T_A = +25^{\circ}C$		T _A = -40°	C to +85°C	
Symbol	Parameter	(V)	$C_L = 50 \text{ pF}$			C _L =	Units	
		(Note 9)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	5.0	2.5	6.0	10.5	2.0	12.0	ns
t _{PHL}	D _n to O _n	5.0	2.0	0.0	10.5	2.0	12.0	115
t _{PLH}	Propagation Delay	5.0	3.0	6.0	10.5	2.5	12.0	ns
	LE to O _n	5.0	3.0	0.0	10.5	2.5	12.0	115
t _{PHL}	Propagation Delay	5.0	2.5	5.5	9.5	2.0	10.5	ns
	LE to O _n	5.0	2.5	2.5 5.5			10.5	ns
t _{PZH}	Output Enable Time	5.0	2.0	5.5	10.0	1.5	11.0	ns
t _{PZL}	Output Enable Time	5.0	1.5	5.5	9.5	1.5	10.5	ns
t _{PHZ}	Output Disable Time	5.0	2.5	6.5	11.0	1.5	12.5	ns
t _{PLZ}	Output Disable Time	5.0	1.5	5.0	8.5	1.0	9.5	ns

Note 9: Voltage Range 5.0 is 5.0V ± 0.5V

74AC573 • 74ACT573

AC Operating Requirements for ACT

Symbol	Parameter	V _{cc} (V)	T _A = +25°C C _L = 50 pF		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$	Units
		(Note 10)	Тур	Guar	anteed Minimum	
t _S	Setup Time, HIGH or LOW D _n to LE	5.0	1.5	3.0	3.5	ns
t _H	Hold Time, HIGH or LOW D _n to LE	5.0	-1.5	0	0	ns
t _W	LE Pulse Width, HIGH	5.0	2.0	3.5	4.0	ns
Note 10: Volta	ge Range 5.0 is 5.0V ± 0.5V	•				

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	5.0	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation Capacitance for AC	25.0	pF	V _{CC} = 5.0V
	for ACT	42.0	pi	•CC = 0.0 •

