

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









April 2007

# 74AC253, 74ACT253 Dual 4-Input Multiplexer with 3-STATE Outputs

#### **Features**

- I<sub>CC</sub> and I<sub>OZ</sub> reduced by 50%
- Multifunction capability
- Non inverting 3-STATE outputs
- Outputs source/sink 24mA
- ACT253 has TTL-compatible inputs

#### **General Description**


The AC/ACT253 is a dual 4-input multiplexer with 3-STATE outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable  $(\overline{OE})$  inputs, allowing the outputs to interface directly with bus oriented systems.

### **Ordering Information**

Order Number	Package Number	Package Description
74AC253SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74AC253SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC253PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74ACT253SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74ACT253SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT253MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Device also available Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

# **Connection Diagram**





#### **Pin Descriptions**

Pin Names	Description
I <sub>0a</sub> –I <sub>3a</sub>	Side A Data Inputs
I <sub>0b</sub> –I <sub>3b</sub>	Side B Data Inputs
S <sub>0</sub> , S <sub>1</sub>	Common Select Inputs
ŌĒa	Side A Output Enable Input
ŌE <sub>b</sub>	Side B Output Enable Input
$Z_a, Z_b$	3-STATE Outputs

FACT™ is a trademark of Fairchild Semiconductor Corporation.

#### **Logic Diagram**





#### **Functional Description**

The AC/ACT253 contains two identical 4-input multiplexers with 3-STATE outputs. They select two bits from four sources selected by common Select inputs  $(S_0,\,S_1)$ . The 4-input multiplexers have individual Output Enable  $(\overline{\text{OE}}_a,\,\overline{\text{OE}}_b)$  inputs which, when HIGH, force the outputs to a high impedance (High Z) state. This device is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown:

$$\begin{split} Z_a &= \overline{OE}_a \quad \bullet \quad (I_{0a} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1a} \bullet \overline{S}_1 \bullet S_0 + I_{2a} \bullet S_1 \bullet S_0) \\ Z_b &= \overline{OE}_b \quad \bullet \quad (I_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 + I_{2b} \bullet S_1 \bullet S_0 + I_{3b} \bullet S_1 \bullet S_0) \end{split}$$

If the outputs of 3-STATE devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-STATE devices whose outputs are tied together are designed so that there is no overlap.

#### **Truth Table**

Selec	Select Inputs		Data Inputs			Output Enable	Outputs
S <sub>0</sub>	S <sub>1</sub>	I <sub>0</sub>	I <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>	ŌĒ	Z
Х	Х	Х	Х	Х	Х	Н	Z
L	L	L	Х	Х	Х	L	L
L	L	Н	Х	Х	Х	L	Н
Н	L	Х	L	Х	Х	L	L
Н	L	Х	Н	Х	Х	L	Н
L	Н	Х	Х	L	Х	L	L
L	Н	Х	Х	Н	Х	L	Н
Н	Н	Х	Х	Х	L	L	L
Н	Н	Х	Х	Х	Н	L	Н

Address Inputs  $S_0$  and  $S_1$  are common to both sections.


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

# **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 1.

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +7.0V
I <sub>IK</sub>	DC Input Diode Current	
	$V_{I} = -0.5V$	–20mA
	$V_{I} = V_{CC} + 0.5V$	+20mA
VI	DC Input Voltage	-0.5V to V <sub>CC</sub> + 0.5V
I <sub>OK</sub>	DC Output Diode Current	
	$V_{O} = -0.5V$	–20mA
	$V_{O} = V_{CC} + 0.5V$	+20mA
Vo	DC Output Voltage	-0.5V to V <sub>CC</sub> + 0.5V
Io	DC Output Source or Sink Current	±50mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current per Output Pin	±50mA
T <sub>STG</sub>	Storage Temperature -65°C to +15	
T <sub>J</sub>	Junction Temperature	140°C

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating	
V <sub>CC</sub>	Supply Voltage		
	AC	2.0V to 6.0V	
	ACT	4.5V to 5.5V	
V <sub>I</sub>	Input Voltage	0V to V <sub>CC</sub>	
V <sub>O</sub>	Output Voltage 0V		
T <sub>A</sub>	Operating Temperature	-40°C to +85°C	
ΔV / Δt	Minimum Input Edge Rate, AC Devices:	125mV/ns	
	$V_{\text{IN}}$ from 30% to 70% of $V_{\text{CC}}$ , $V_{\text{CC}}$ @ 3.3V, 4.5V, 5.5V		
ΔV / Δt	Minimum Input Edge Rate, ACT Devices: 125mV		
	$V_{\rm IN}$ from 0.8V to 2.0V, $V_{\rm CC}$ @ 4.5V, 5.5V		

#### **DC Electrical Characteristics for AC**

		V <sub>CC</sub>		T <sub>A</sub> = -	⊦25°C	$T_A = -40$ °C to +85°C	
Symbol	Parameter	(V)	Conditions	Тур.	G	uaranteed Limits	Units
V <sub>IH</sub>	Minimum HIGH Level	3.0	$V_{OUT} = 0.1V$	1.5	2.1	2.1	V
	Input Voltage	4.5	or V <sub>CC</sub> – 0.1V	2.25	3.15	3.15	
		5.5		2.75	3.85	3.85	
V <sub>IL</sub>	Maximum LOW Level	3.0	V <sub>OUT</sub> = 0.1V	1.5	0.9	0.9	V
	Input Voltage	4.5	or V <sub>CC</sub> – 0.1V	2.25	1.35	1.35	
		5.5		2.75	1.65	1.65	
V <sub>OH</sub>	Minimum HIGH Level	3.0	$I_{OUT} = -50\mu A$	2.99	2.9	2.9	V
	Output Voltage	4.5		4.49	4.4	4.4	
		5.5		5.49	5.4	5.4	
			$V_{IN} = V_{IL}$ or $V_{IH}$ :				
		3.0	$I_{OH} = -12mA$		2.56	2.46	
		4.5	$I_{OH} = -24mA$		3.86	3.76	
	5.5	$I_{OH} = -24 \text{mA}^{(1)}$		4.86	4.76		
$V_{OL}$	Maximum LOW Level	3.0	$I_{OUT} = 50\mu A$	0.002	0.1	0.1	V
	Output Voltage	4.5		0.001	0.1	0.1	
		5.5		0.001	0.1	0.1	
			$V_{IN} = V_{IL}$ or $V_{IH}$ :				
		3.0	I <sub>OL</sub> = 12mA		0.36	0.44	
		4.5	I <sub>OL</sub> = 24mA		0.36	0.44	
		5.5	$I_{OL} = 24 \text{mA}^{(1)}$		0.36	0.44	
I <sub>IN</sub> <sup>(3)</sup>	Maximum Input Leakage Current	5.5	$V_I = V_{CC}$ , GND		±0.1	±1.0	μA
I <sub>OZ</sub>	Maximum 3-STATE Current	5.5	$V_{I}$ (OE) = $V_{IL}$ , $V_{IH}$ ; $V_{I}$ = $V_{CC}$ , GND; $V_{O}$ = $V_{CC}$ , GND		±0.25	±2.5	μA
I <sub>OLD</sub>	Minimum Dynamic	5.5	V <sub>OLD</sub> = 1.65V Max.			75	mA
I <sub>OHD</sub>	Output Current <sup>(2)</sup>	5.5	V <sub>OHD</sub> = 3.85V Min.			<b>–</b> 75	mA
I <sub>CC</sub> <sup>(3)</sup>	Maximum Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$ or GND		4.0	40.0	μA

#### Notes:

- 1. All outputs loaded; thresholds on input associated with output under test.
- 2. Maximum test duration 2.0ms, one output loaded at a time.
- 3.  $I_{IN}$  and  $I_{CC}$  @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V  $V_{CC}$ .

# **DC Electrical Characteristics for ACT**

		V <sub>CC</sub>		T <sub>A</sub> = -	+25°C	T <sub>A</sub> = -40°C to +85°C	
Symbol	Parameter	(V)	Conditions	Тур.	G	Guaranteed Limits	Units
V <sub>IH</sub>	Minimum HIGH Level	4.5	$V_{OUT} = 0.1V$ or	1.5	2.0	2.0	V
	Input Voltage	5.5	V <sub>CC</sub> – 0.1V	1.5	2.0	2.0	1
V <sub>IL</sub>	Maximum LOW Level	4.5	$V_{OUT} = 0.1V$ or	1.5	0.8	0.8	V
	Input Voltage	5.5	V <sub>CC</sub> – 0.1V	1.5	0.8	0.8	
V <sub>OH</sub>	Minimum HIGH Level	4.5	I <sub>OUT</sub> = -50μA	4.49	4.4	4.4	V
	Output Voltage	5.5		5.49	5.4	5.4	
			$V_{IN} = V_{IL}$ or $V_{IH}$ :				
		4.5	$I_{OH} = -24mA$		3.86	3.76	
		5.5	$I_{OH} = -24 \text{mA}^{(4)}$		4.86	4.76	
V <sub>OL</sub>	Maximum LOW Level	4.5	$I_{OUT} = 50\mu A$	0.001	0.1	0.1	V
	Output Voltage	5.5		0.001	0.1	0.1	
			$V_{IN} = V_{IL}$ or $V_{IH}$ :				
		4.5	I <sub>OL</sub> = 24mA		0.36	0.44	
		5.5	$I_{OL} = 24 \text{mA}^{(4)}$		0.36	0.44	
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	$V_I = V_{CC}$ , GND		±0.1	±1.0	μA
I <sub>OZ</sub>	Maximum 3-STATE Current	5.5	$V_I = V_{IL}, V_{IH};$ $V_O = V_{CC}, GND$		±0.25	±2.5	μA
Ісст	Maximum I <sub>CC</sub> /Input	5.5	$V_I = V_{CC} - 2.1V$	0.6		1.5	mA
I <sub>OLD</sub>	Minimum Dynamic	5.5	V <sub>OLD</sub> = 1.65V Max.			75	mA
I <sub>OHD</sub>	Output Current <sup>(5)</sup>	5.5	V <sub>OHD</sub> = 3.85V Min.			<b>–</b> 75	mA
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$ or GND		4.0	40.0	μA

#### Notes:

- 4. All outputs loaded; thresholds on input associated with output under test.
- 5. Maximum test duration 2.0ms, one output loaded at a time.

# **AC Electrical Characteristics for AC**

			T <sub>A</sub> = +25°C C <sub>L</sub> = 50pF		T <sub>A</sub> = -40°C C <sub>L</sub> =	to +85°C, 50pF		
Symbol	Parameter	$V_{CC}(V)^{(6)}$	Min.	Тур.	Max.	Min	Max	Units
t <sub>PLH</sub>	Propagation Delay,	3.3	2.0	8.5	15.5	2.0	17.5	ns
	$S_n$ to $Z_n$	5.0	2.0	6.5	11.0	1.5	12.5	
t <sub>PHL</sub>	Propagation Delay,	3.3	2.5	9.5	16.0	2.0	18.0	ns
	$S_n$ to $Z_n$	5.0	2.0	7.0	11.5	1.5	13.0	
t <sub>PLH</sub>	Propagation Delay,	3.3	1.5	7.0	14.5	1.5	17.0	ns
	$I_n$ to $Z_n$	5.0	1.5	5.5	10.0	1.5	11.5	
t <sub>PHL</sub>	Propagation Delay,	3.3	2.0	7.5	13.0	1.5	15.0	ns
	$I_n$ to $Z_n$	5.0	1.5	5.5	9.5	1.5	11.0	
t <sub>PZH</sub>	Output Enable Time	3.3	1.5	4.5	8.0	1.0	8.5	ns
		5.0	1.5	3.5	6.0	1.0	6.5	
t <sub>PZL</sub>	Output Enable Time	3.3	1.5	5.0	8.0	1.0	9.0	ns
		5.0	1.5	3.5	6.0	1.0	7.0	
t <sub>PHZ</sub>	Output Disable Time	3.3	2.0	5.5	9.5	1.5	10.0	ns
		5.0	2.0	5.0	8.0	1.5	8.5	
t <sub>PLZ</sub>	Output Disable Time	3.3	1.5	5.0	8.0	1.0	9.0	ns
		5.0	1.5	4.0	7.0	1.0	7.5	

#### Note:

# **AC Electrical Characteristics for ACT**

				= +25° L = 50p			to +85°C, 50pF	
Symbol	Parameter	$V_{CC}(V)^{(7)}$	Min.	Тур.	Max.	Min.	Max.	Units
t <sub>PLH</sub>	Propagation Delay, S <sub>n</sub> to Z <sub>n</sub>	5.0	2.0	7.0	11.5	2.0	13.0	ns
t <sub>PHL</sub>	Propagation Delay, S <sub>n</sub> to Z <sub>n</sub>	5.0	3.0	7.5	13.0	2.5	14.5	ns
t <sub>PLH</sub>	Propagation Delay, I <sub>n</sub> to Z <sub>n</sub>	5.0	2.5	5.5	10.0	2.0	11.0	ns
t <sub>PHL</sub>	Propagation Delay, I <sub>n</sub> to Z <sub>n</sub>	5.0	3.5	6.5	11.0	3.0	12.5	ns
t <sub>PZH</sub>	Output Enable Time	5.0	2.0	4.5	7.5	1.5	8.5	ns
t <sub>PZL</sub>	Output Enable Time	5.0	2.0	5.0	8.0	1.5	9.0	ns
t <sub>PHZ</sub>	Output Disable Time	5.0	3.0	6.0	9.5	2.5	10.0	ns
t <sub>PLZ</sub>	Output Disable Time	5.0	2.5	4.5	7.5	2.0	8.5	ns

#### Note:

7. Voltage range 5.0 is  $5.0V \pm 0.5V$ .


# Capacitance


Symbol	Parameter	Conditions	Тур.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = OPEN	4.5	pF
C <sub>PD</sub>	Power Dissipation Capacitance	V <sub>CC</sub> = 5.0V	50.0	pF

<sup>6.</sup> Voltage range 3.3 is  $3.3V \pm 0.3V$ . Voltage range 5.0 is  $5.0V \pm 0.5V$ .

# **Physical Dimensions**

Dimensions are in millimeters unless otherwise noted.










Figure 2. 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A


# Physical Dimensions (Continued)


Dimensions are in millimeters unless otherwise noted.






#### LAND PATTERN RECOMMENDATION





#### DIMENSIONS ARE IN MILLIMETERS

- NOTES:
  A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
  B. DIMENSIONS ARE IN MILLIMETERS.
  C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.




M16DREVC

Figure 3. 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M16D

# Physical Dimensions (Continued)

Dimensions are in millimeters unless otherwise noted.



MTC16rev4

Figure 4. 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16

#### Physical Dimensions (Continued)

Dimensions are in inches (millimeters) unless otherwise noted.




Figure 5. 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E





#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx® TinyLogic<sup>®</sup> HiSeC™ Programmable Active Droop™ Across the board. Around the world.™ QFĔT<sup>®</sup> TINYOPTO™ i-l o™ ActiveArray™ ImpliedDisconnect™  $\mathsf{Q}\mathsf{S}^{\scriptscriptstyle\mathsf{TM}}$ TinyPower™ TinyWire™ Bottomless™ IntelliMAX™ QT Optoelectronics™ Build it Now™ Quiet Series™ TruTranslation™ ISOPLANAR™ μSerDes™ CoolFET™ MICROCOUPLER™ RapidConfigure™ CROSSVOLT™ RapidConnect™ UHC<sup>®</sup> MicroPak™  $\mathsf{CTL}^{\mathsf{TM}}$ UniFET™ MICROWIRE™ ScalarPump™ Current Transfer Logic™ VCX™ SMART START™  $MSX^{\text{TM}}$ DOME™ SPM® Wire™ MSXPro™

E<sup>2</sup>CMOS™  $\mathsf{STEALTH}^{\mathsf{TM}}$  $OCX^{TM}$ EcoSPARK® SuperFET™ OCXPro™ EnSigna™ OPTOLOGIC® SuperSOT™-3 FACT Quiet Series™ **OPTOPLANAR®** SuperSOT™-6 FACT<sup>®</sup> SuperSOT™-8 PACMAN™  $\mathsf{FAST}^{^{\circledR}}$ SyncFET™ РОР™ FASTr™ ТСМ™ Power220®

FPS™ Power247® The Power Franchise®

FRFET® PowerEdge™

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I24