

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



### Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









November 1988 Revised November 1999

# 74AC257 • 74ACT257 Quad 2-Input Multiplexer with 3-STATE Outputs

#### **General Description**

The AC/ACT257 is a quad 2-input multiplexer with 3-STATE outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (noninverted) form. The outputs may be switched to a high impedance state by placing a logic HIGH on the common Output Enable (OE) input, allowing the outputs to interface directly with bus-oriented systems.

#### **Features**


- I<sub>CC</sub> and I<sub>OZ</sub> reduced by 50%
- Multiplexer expansion by tying outputs together
- Noninverting 3-STATE outputs
- Outputs source/sink 24 mA
- ACT257 has TTL-compatible inputs

#### **Ordering Code:**


Order Number	Package Number	Package Description			
74AC257SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body			
74AC257SJ	M16D	S-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
74AC257MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide			
74AC257PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			
74ACT257SC	M16A	6-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Bo			
74ACT257SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
74ACT257MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide			
74ACT257PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

#### **Logic Symbols**



#### **Connection Diagram**



#### **Pin Descriptions**

Pin Names	Description					
S	Common Data Select Input					
ŌĒ	3-STATE Output Enable Input					
$I_{0a}-I_{0d}$	Data Inputs from Source 0					
$I_{1a}-I_{1d}$	Data Inputs from Source 1					
$Z_a - Z_d$	3-STATE Multiplexer Outputs					

FACT™ is a trademark of Fairchild Semiconductor Corporation.

#### **Functional Description**

The AC/ACT257 is quad 2-input multiplexer with 3-STATE outputs. It selects four bits of data from two sources under control of a Common Data Select input. When the Select input is LOW, the  $\rm I_{0x}$  inputs are selected and when Select is HIGH, the  $\rm I_{1x}$  inputs are selected. The data on the selected inputs appears at the outputs in true (noninverted) form. The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are as follows:

$$Z_a = \overline{OE} \bullet (1_{1a} \bullet S + I_{0a} \bullet \overline{S})$$

$$Z_b = \overline{OE} \bullet (1_{1b} \bullet S + I_{0b} \bullet \overline{S})$$

$$Z_c = \overline{OE} \cdot (1_{1c} \cdot S + I_{0c} \cdot \overline{S})$$

$$Z_d = \overline{OE} \cdot (1_{1d} \cdot S + I_{0d} \cdot \overline{S})$$

When the Output Enable  $(\overline{OE})$  is HIGH, the outputs are forced to a high impedance state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to 3-STATE devices whose outputs are tied together are designed so there is no overlap.

#### **Truth Table**

Output	Select	Da	ıta	Outputs
Enable	Input	Inp	uts	
ŌE	s	I <sub>0</sub>	I <sub>1</sub>	Z
Н	Х	Х	Х	Z
L	Н	Х	L	L
L	Н	Х	Н	Н
L	L	L	Χ	L
L	L	Н	Х	Н


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

#### **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Absolute Maximum Ratings**(Note 1)

Supply Voltage ( $V_{CC}$ ) -0.5V to +7.0V

DC Input Diode Current (I<sub>IK</sub>)

 $\begin{array}{c} \text{V}_{\text{I}} = -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ \text{DC Input Voltage (V}_{\text{I}}) & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{array}$ 

DC Output Diode Current (I<sub>OK</sub>)

 $\begin{aligned} & \text{V}_{\text{O}} = -0.5 \text{V} & -20 \text{ mA} \\ & \text{V}_{\text{O}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ & \text{DC Output Voltage (V}_{\text{O}}) & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{aligned}$ 

DC Output Source ort

Sink Curren ( $I_O$ )  $\pm 50 \text{ mA}$ 

DC V<sub>CC</sub> or Ground Current

Per Output Pin ( $I_{CC}$  or  $I_{GND}$ )  $\pm 50 \text{ mA}$ 

Storage Temperature ( $T_{STG}$ )  $-65^{\circ}C$  to  $+150^{\circ}C$ 

Junction Temperature (T<sub>J</sub>)

PDIP 140°C

## Recommended Operating Conditions

Supply Voltage (V<sub>CC</sub>)

 $\begin{array}{ccc} AC & 2.0V \text{ to } 6.0V \\ ACT & 4.5V \text{ to } 5.5V \\ \text{Input Voltage } (V_I) & 0V \text{ to } V_{CC} \\ \text{Output Voltage } (V_O) & 0V \text{ to } V_{CC} \\ \text{Operating Temperature } (T_A) & -40^{\circ}\text{C to } +85^{\circ}\text{C} \\ \end{array}$ 

Minimum Input Edge Rate (ΔV/Δt)

AC Devices

 $V_{\mbox{\footnotesize{IN}}}$  from 30% to 70% of  $V_{\mbox{\footnotesize{CC}}}$ 

V<sub>CC</sub> @ 3.3V, 4.5V, 5.5V 125 mV/ns

Minimum Input Edge Rate  $(\Delta V/\Delta t)$ 

ACT Devices

 $V_{\text{IN}}$  from 0.8V to 2.0V

V<sub>CC</sub> @ 4.5V, 5.5V 125 mV/n

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT<sup>TM</sup> circuits outside databook specifications.

#### **DC Electrical Characteristics for AC**

Symbol	Parameter	$v_{cc}$	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Symbol		(V)	Тур	Gu	aranteed Limits	Oillis	Conditions	
V <sub>IH</sub>	Minimum HIGH Level	3.0	1.5	2.1	2.1		V <sub>OUT</sub> = 0.1V	
	Voltage Input	4.5	2.25	3.15	3.15	V	or V <sub>CC</sub> - 0.1V	
		5.5	2.75	3.85	3.85			
V <sub>IL</sub>	Maximum LOW Level	3.0	1.5	0.9	0.9		V <sub>OUT</sub> = 0.1V	
	Voltage Input	4.5	2.25	1.35	1.35	V	or V <sub>CC</sub> - 0.1V	
		5.5	2.75	1.65	1.65			
V <sub>OH</sub>	Minimum HIGH Level	3.0	2.99	2.9	2.9			
	Voltage Output	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \mu A$	
		5.5	5.49	5.4	5.4			
							$V_{IN} = V_{IL}$ or $V_{IH}$	
		3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note 2)	
V <sub>OL</sub>	Maximum LOW Level	3.0	0.002	0.1	0.1			
	Voltage Output	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \mu A$	
		5.5	0.001	0.1	0.1			
							$V_{IN} = V_{IL}$ or $V_{IH}$	
		3.0		0.36	0.44		$I_{OL} = 12 \text{ mA}$	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)	
I <sub>IN</sub> (Note 4)	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μΑ	$V_I = V_{CC}$ , GND	
I <sub>OZ</sub>	Maximum 3-STATE						$V_{I}$ (OE) = $V_{IL}$ , $V_{IH}$	
	Leakage Current	5.5		±0.25	±2.5	μΑ	$V_I = V_{CC}$ , GND	
							$V_O = V_{CC}$ , GND	
I <sub>OLD</sub>	Minimum Dynamic (Note 3)	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max	
I <sub>OHD</sub>	Output Current	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min	
I <sub>CC</sub> (Note 4)	Maximum Quiescent Supply Current	5.5		4.0	40.0	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND	

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4:  $I_{\rm IN}$  and  $I_{\rm CC}$  @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V  $V_{\rm CC}$ .

 $I_{IN}$ 

 $I_{OZ}$ 

 $I_{CCT}$ 

 $I_{OLD}$ 

 $I_{OHD}$ 

Symbol	Parameter	v <sub>cc</sub>	$T_A =$	+25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions
	Farameter	(V)	V) Typ Guaranteed Limits		Ullits	Conditions	
V <sub>IH</sub>	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	1.5	2.0	2.0	v	or V <sub>CC</sub> - 0.1V
V <sub>IL</sub>	Maximum LOW Level	4.5	1.5	0.8	0.8	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$
V <sub>OH</sub>	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	$I_{OLIT} = -50 \mu\text{A}$
	Output Voltage	5.5	5.49	5.4	5.4	v	100Τ = -30 μΑ
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA (Note 5)}$
V <sub>OL</sub>	Maximum LOW Level	4.5	0.001	0.1	0.1	V	I <sub>OLIT</sub> = 50 μA
	Output Voltage	5.5	0.001	0.1	0.1	l v	1007 = 30 μΑ
							$V_{IN} = V_{IL}$ or $V_{IH}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$

0.36

±0.1

 $\pm \ 0.5$ 

0.44

±1.0

 $\pm\,5.0$ 

1.5

75

-75

40.0

5.5

5.5

5.5

5.5

5.5

5.5

5.5

0.6

I<sub>OL</sub> = 24 mA (Note 5)

 $V_I = V_{CC}$ , GND

 $V_O = V_{CC}$ , GND

 $V_I = V_{CC} - 2.1 V \,$ 

V<sub>OLD</sub> = 1.65V Max

V<sub>OHD</sub> = 3.85V Min

 $V_{IN} = V_{CC}$ 

or GND

mΑ

 $V_I = V_{IL}, \ V_{IH}$ 

Supply Current Note 5: All outputs loaded; thresholds on input associated with output under test.

Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

Maximum Input

Leakage Current Maximum 3-STATE

Leakage Current

Minimum (Note 6)

Maximum Quiescent

Dynamic Output Current

Maximum

 $I_{\rm CC}/Input$ 

#### **AC Electrical Characteristics for AC**

		V <sub>cc</sub>	T <sub>A</sub> = +25°C			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		
Symbol Parameter		(V)	$C_L = 50 \text{ pF}$			CL	Units	
		(Note 7)	Min	Тур	Max	Min	Max	
<b>t</b>	Propagation Delay	3.3	1.5	5.0	8.5	1.0	9.0	ns
t <sub>PLH</sub>	$I_n$ to $Z_n$	5.0	1.5	4.0	6.0	1.0	7.0	115
t <sub>PHL</sub>	Propagation Delay	3.3	1.5	6.0	8.5	1.0	9.0	ne
	I <sub>n</sub> to Z <sub>n</sub>	5.0	1.5	4.5	6.0	1.0	7.0	ns
t <sub>PLH</sub>	Propagation Delay	3.3	1.5	7.0	10.5	1.5	11.5	ns
	S to Z <sub>n</sub>	5.0	1.5	5.0	7.5	1.0	8.5	
t <sub>PHL</sub>	Propagation Delay	3.3	1.5	7.5	10.5	1.5	11.5	ns
	S to Z <sub>n</sub>	5.0	1.5	5.5	7.5	1.0	8.5	
+	Output Enable Time	3.3	1.5	6.5	9.5	1.0	10.5	ns
t <sub>PZH</sub>		5.0	1.5	5.0	7.5	1.0	8.5	
	Output Enable Time	3.3	1.5	5.5	9.0	1.0	10.0	
t <sub>PZL</sub>		5.0	1.5	5.0	8.5	1.0	9.5	ns
t <sub>PHZ</sub>	Output Disable Time	3.3	1.5	5.5	10.0	1.0	11.0	
		5.0	1.5	5.0	9.0	1.0	10.0	ns
	Output Disable Time	3.3	1.5	5.5	9.0	1.0	10.0	ns
t <sub>PLZ</sub>		5.0	1.5	5.0	8.0	1.0	9.0	115

Note 7: Voltage Range 3.3 is  $3.0V \pm 0.3V$ Voltage Range 5.0 is 5.0V  $\pm\,0.5V$ 


#### **AC Electrical Characteristics for ACT**


		V <sub>cc</sub>	$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			T <sub>A</sub> = -40°	Units	
Symbol	Parameter	(V)				$C_L = 50 \text{ pF}$		
		(Note 8)	Min	Тур	Max	Min	Min Max	İ
t <sub>PLH</sub>	Propagation Delay	5.0	1.5	5.0	7.0	1.0	7.5	ns
	I <sub>n</sub> to Z <sub>n</sub>	3.0	1.5	5.0	7.0	1.0	7.5	IIS
t <sub>PHL</sub>	Propagation Delay	5.0	2.0	6.0	7.5	1.5	8.5	ns
	I <sub>n</sub> to Z <sub>n</sub>	3.0						
t <sub>PLH</sub>	Propagation Delay	5.0	2.0	7.0	9.5	1.5	10.5	ns
	S to Z <sub>n</sub>	3.0	2.0	7.0	3.3	1.5	10.5	115
t <sub>PHL</sub>	Propagation Delay	5.0	2.5	7.0	10.5	2.0	11.5	ns
	S to Z <sub>n</sub>	3.0	2.5	7.0	10.5	2.0	11.5	115
t <sub>PZH</sub>	Output Enable Time	5.0	2.0	6.0	8.0	1.5	9.0	ns
t <sub>PZL</sub>	Output Enable Time	5.0	2.0	6.0	8.0	1.5	9.0	ns
t <sub>PHZ</sub>	Output Disable Time	5.0	2.5	6.5	9.0	1.5	10.0	ns
t <sub>PLZ</sub>	Output Disable Time	5.0	2.0	6.0	7.5	1.5	8.5	ns


Note 8: Voltage Range 5.0 is 5.0V ± 0.5V

#### Capacitance


Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	50.0	pF	$V_{CC} = 5.0V$









16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body Package Number M16A





16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com