imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



FAIRCHILD

SEMICONDUCTOR

November 1988 Revised June 2001

74AC377 • 74ACT377 **Octal D-Type Flip-Flop with Clock Enable**

General Description

The AC/ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (\overline{CE}) is LOW.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The CE input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.

Features

- I_{CC} reduced by 50%
- Ideal for addressable register applications
- Clock enable for address and data synchronization applications
- Eight edge-triggered D-type flip-flops
- Buffered common clock
- Outputs source/sink 24 mA
- See 273 for master reset version
- See 373 for transparent latch version
- See 374 for 3-STATE version
- ACT377 has TTL-compatible inputs

Ordering Code:

Order Number	Package Number	Package Description
74AC377SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74AC377SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC377MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC377PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74ACT377SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74ACT377SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT377MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT377PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagram


GΝ

CE -		20 – V _{CC}
۹ ₀ –	2	19 — Q ₇
D ₀ -	3	18 — D ₇
D1-	4	17 — D ₆
Q ₁ —	5	16 — Q ₆
Q2-	6	15 — Q ₅
D2-	7	14 — D ₅
D3-	8	13 — D ₄
Q3-	9	12 Q ₄
GND —	10	11 — CP
I		

Pin Descriptions

Pin Names	Description
D ₀ -D ₇	Data Inputs
CE	Clock Enable (Active LOW)
Q ₀ –Q ₇	Data Outputs
СР	Clock Pulse Input

FACT™ is a trademark of Fairchild Semiconductor Corporation.



Absolute Maximum Ratings(Note 1)

Recom	mended	Operating
Condit	iono	

Supply Voltage (V _{CC})	-0.5V to +7.0V	C
DC Input Diode Current (IIK)		5
$V_{I} = -0.5V$	–20 mA	
$V_I = V_{CC} + 0.5V$	+20 mA	
DC Input Voltage (VI)	$-0.5V$ to $V_{CC} + 0.5V$	I
DC Output Diode Current (I _{OK})		(
$V_{O} = -0.5V$	–20 mA	(
$V_O = V_{CC} + 0.5V$	+20 mA	1
DC Output Voltage (V _O)	$-0.5V$ to $V_{CC} + 0.5V$	
DC Output Source		
or Sink Current (I _O)	±50 mA	
DC V _{CC} or Ground Current		1
per Output Pin (I _{CC} or I _{GND})	±50 mA	
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$	
Junction Temperature (T _J)		
PDIP	140°C	No
		to

		-
Recommended Operation	ng	
Supply Voltage (V _{CC})		
AC	2.0V to 6.0V	•
ACT	4.5V to 5.5V	1
Input Voltage (V _I)	0V to V _{CC}	2
Output Voltage (V _O)	0V to V _{CC}	
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$	C C
Minimum Input Edge Rate ($\Delta V/\Delta t$)		-
AC Devices		
V_{IN} from 30% to 70% of V_{CC}		
V _{CC} @ 3.3V, 4.5V, 5.5V	125 mV/ns	
Minimum Input Edge Rate ($\Delta V/\Delta t$)		
ACT Devices		
V _{IN} from 0.8V to 2.0V		
V _{CC} @ 4.5V, 5.5V	125 mV/ns	
Note 1: Absolute maximum ratings are those value	es beyond which damage	

to the device may occur. The databook specifications should be met, with-out exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT[™] circuits outside databook specifications.

DC Electrical Characteristics for AC

Symbol	Parameter	V _{CC}	T _A = -	+25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions
Symbol	Parameter	(V)	Тур	Gu	aranteed Limits	Units	Conditions
V _{IH}	Minimum HIGH Level	3.0	1.5	2.1	2.1		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	3.15	3.15	V	or $V_{CC} - 0.1V$
		5.5	2.75	3.85	3.85		
V _{IL}	Maximum LOW Level	3.0	1.5	0.9	0.9		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	1.35	1.35	V	or $V_{CC} - 0.1V$
		5.5	2.75	1.65	1.65		
V _{OH}	Minimum HIGH Level	3.0	2.99	2.9	2.9		
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \ \mu A$
		5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA}$ (Note 2
V _{OL}	Maximum LOW Level	3.0	0.002	0.1	0.1	·	
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \ \mu A$
		5.5	0.001	0.1	0.1	1	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		0.36	0.44		$I_{OL} = 12 \text{ mA}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44	1	I _{OL} = 24 mA (Note 2)
I _{IN}	Maximum Input	5.5		± 0.1	± 1.0	μA	$V_I = V_{CC},$
(Note 4)	Leakage Current	0.0		± 0.1	1.0	μπ	GND
I _{OLD}	Minimum Dynamic	5.5			75	mA	$V_{OLD} = 1.65V Max$
I _{OHD}	Output Current (Note 3)	5.5			-75	mA	$V_{OHD} = 3.85V$ Min
I _{CC}	Maximum Quiescent	5.5		4.0	40.0	μA	$V_{IN} = V_{CC}$ or GND
(Note 4)	Supply Current	0.0		4.0	-10.0	μι	

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: $I_{\rm IN}$ and $I_{\rm CC}$ @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V $V_{\rm CC}.$

Symbol	Parameter	V _{cc}	T _A = +25°C		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
Symbol	Farameter	(V)	Тур	GL	aranteed Limits	Units	Conditions
V _{IH}	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	2.0	2.0	v	or V_{CC} –0.1V
VIL	Maximum LOW Level	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	0.8	0.8	v	or V _{CC} –0.1V
V _{OH}	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	L 50A
	Output Voltage	5.5	5.49	5.4	5.4	v	$I_{OUT} = -50 \ \mu A$
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		I _{OH} = -24 mA (Note
V _{OL}	Maximum LOW Level	4.5	0.001	0.1	0.1	v	L 50A
	Output Voltage	5.5	0.001	0.1	0.1		I _{OUT} = 50 μA
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 5)
I _{IN}	Maximum Input	5.5		±0.1	±1.0	μA	$V_{I} = V_{CC}, GND$
	Leakage Current	0.0		20.1	1.0	μη	•1- •00, and
ICCT	Maximum	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$
	I _{CC} /Input	5.5	0.0			IIIA	
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 6)	5.5			-75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent	5.5		4.0	40.0		$V_{IN} = V_{CC}$
	Supply Current	5.5		4.0	40.0	μA	or GND

Note 5: All outputs loaded; thresholds on input associated with output under test.

Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

AC Electrical Characteristics for AC

Symbol	Parameter	V _{CC} (V)				T _A = -40°	Units	
		(Note 7)	Min	Тур	Max	Min	Max	
f _{MAX}	Maximum Clock	3.3	90	125		75		MHz
	Frequency	5.0	140	175		125		IVITIZ
t _{PLH}	Propagation Delay	3.3	3.0	8.0	13.0	1.5	14.0	ns
	CP to Q _n	5.0	2.0	6.0	9.0	1.5	10.0	
t _{PHL}	Propagation Delay	3.3	3.5	8.5	13.0	2.0	14.5	20
	CP to Q _n	5.0	2.5	6.5	10.0	1.5	11.0	ns

Note 7: Voltage Range 3.3 is $3.3V \pm 0.3V$ Voltage Range 5.0 is $5.0V \pm 0.5V$

AC Operating Requirements for AC

	Parameter	V _{CC} (V)		+25°C	T _A = -40°C to +85°C C _I = 50 pF	Units
Symbol	Falanelei	(V) (Note 8)	Typ			-
ts	Setup Time, HIGH or LOW	3.3	3.5	5.5	6.0	
	D _n to CP	5.0	2.5	4.0	4.5	ns
t _H	Hold Time, HIGH or LOW	3.3	-2.0	0	0	ns
	D _n to CP	5.0	-1.0	1.0	1.0	
t _S	Setup Time, HIGH or LOW	3.3	4.0	6.0	7.5	
	CE to CP	5.0	2.5	4.0	4.5	ns
t _H	Hold Time, HIGH or LOW	3.3	-3.5	0	0	
	CE to CP	5.0	-2.0	1.0	1.0	ns
tw	CP Pulse Width	3.3	3.5	5.5	6.0	
	HIGH or LOW	5.0	2.5	4.0	4.5	ns

Note 8: Voltage Range 3.3 is 3.0V $\pm\,0.3V$ Voltage Range 5.0 is 5.0V $\pm\,0.5V$

AC Electrical Characteristics for ACT

Symbol	Parameter	V _{CC} (V)	T _A = +25°C C _L = 50 pF			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units
		(Note 9)	Min	Тур	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	5.0	140	175		125		MHz
t _{PLH}	Propagation Delay CP to Q _n	5.0	3.0	6.5	9.0	2.5	10.0	ns
t _{PHL}	Propagation Delay CP to Q _n	5.0	3.5	7.0	10.0	2.5	11.0	ns

Note 9: Voltage Range 5.0 is $5.0V \pm 0.5V$

AC Operating Requirements for ACT

Symbol	Parameter	V _{CC} (V)			T _A = −40°C to +85°C C _L = 50 pF	Units
		(Note 10)	Тур	Gua	aranteed Minimum	
t _S	Setup Time, HIGH or LOW D _n to CP	5.0	2.5	4.5	5.5	ns
t _H	Hold Time, HIGH or LOW D _n to CP	5.0	-1.0	1.0	1.0	ns
t _S	Setup Time, HIGH or LOW CE to CP	5.0	2.5	4.5	5.5	ns
t _H	Hold Time, HIGH or LOW CE to CP	5.0	-1.0	1.0	1.0	ns
tw	CP Pulse Width HIGH or LOW	5.0	2.0	4.0	4.5	ns

Note 10: Voltage Range 5.0 is $5.0V \pm 0.5V$

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation Capacitance	90.0	pF	$V_{CC} = 5.0V$

