## imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



### Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



#### FAIRCHILD

SEMICONDUCTOR

#### 74AC521 • 74ACT521 8-Bit Identity Comparator

#### **General Description**

The AC/ACT521 is an expandable 8-bit comparator. It compares two words of up to eight bits each and provides a LOW output when the two words match bit for bit. The expansion input  $\overline{I}_{A\,=\,B}$  also serves as an active LOW enable input.

November 1988 Revised October 2000 74AC521 • 74ACT521 8-Bit Identity Comparato

#### Features


- I<sub>CC</sub> reduced by 50%
- Compares two 8-bit words in 6.5 ns typ
- Expandable to any word length
- 20-pin package
- Outputs source/sink 24 mA
- ACT521 has TTL-compatible inputs

#### **Ordering Code:**


Order Number	Package Number	Package Description
74AC521SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74AC521SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC521MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC521PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
74ACT521SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74ACT521SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT521MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT521PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering table.

#### **Logic Symbols**



#### **Connection Diagram**




#### **Pin Descriptions**


Pin Names	Description			
A <sub>0</sub> –A <sub>7</sub> Word A Inputs				
B <sub>0</sub> –B <sub>7</sub>	Word B Inputs			
T <sub>A = B</sub>	Expansion or Enable Input			
$\overline{O}_{A=B}$	Identity Output			

FACT is a trademark of Farchild Semiconductor Corporation.

© 2000 Fairchild Semiconductor Corporation DS009964



#### Applications



Absolute Maximum R	atings(Note 2)	Recommended Operati	ing
Supply Voltage (V <sub>CC</sub> )	Supply Voltage (V <sub>CC</sub> ) -0.5V to +7.0V		
DC Input Diode Current (I <sub>IK</sub> )		Supply Voltage (V <sub>CC</sub> )	
$V_{I} = -0.5V$	–20 mA	AC	2.0V to 6.0V
$V_I = V_{CC} + 0.5V$	+20 mA	ACT	4.5V to 5.5V
DC Input Voltage (VI)	$-0.5V$ to $V_{CC} + 0.5V$	Input Voltage (V <sub>I</sub> )	0V to V <sub>CC</sub>
DC Output Diode Current (I <sub>OK</sub> )		Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>
$V_{O} = -0.5V$	–20 mA	Operating Temperature (T <sub>A</sub> )	-40°C to +85°C
$V_O = V_{CC} + 0.5V$	+20 mA	Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	
DC Output Voltage (V <sub>O</sub> )	$-0.5V$ to $V_{CC} + 0.5V$	AC Devices	
DC Output Source		$V_{IN}$ from 30% to 70% of $V_{CC}$	
or Sink Current (I <sub>O</sub> )	±50 mA	V <sub>CC</sub> @ 3.3V, 4.5V, 5.5V	125 mV/ns
DC V <sub>CC</sub> or Ground Current		Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA	ACT Devices	
Storage Temperature (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$	V <sub>IN</sub> from 0.8V to 2.0V	
Junction Temperature (T <sub>J</sub> )		V <sub>CC</sub> @ 4.5V, 5.5V	125 mV/ns
PDIP	140°C	Note 2: Absolute maximum ratings are those value to the device may occur. The databook specifica out exception, to ensure that the system design supply, temperature, output/input loading variabl ommend operation of FACT™ circuits outside dat	tions should be met, with- i is reliable over its power es. Fairchild does not rec-

#### DC Electrical Characteristics for AC

Symbol	Parameter	V <sub>cc</sub>	<b>T</b> <sub>A</sub> =	+25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
Symbol	Parameter	(V)	Тур	Gu	aranteed Limits	Units	Conditions
V <sub>IH</sub>	Minimum HIGH Level	3.0	1.5	2.1	2.1		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	3.15	3.15	V	or $V_{CC} - 0.1V$
		5.5	2.75	3.85	3.85		
V <sub>IL</sub>	Maximum LOW Level	3.0	1.5	0.9	0.9		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	1.35	1.35	V	or $V_{CC} - 0.1V$
		5.5	2.75	1.65	1.65		
V <sub>OH</sub>	Minimum HIGH Level	3.0	2.99	2.9	2.9		
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \ \mu A$
		5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note 3
V <sub>OL</sub>	Maximum LOW Level	3.0	0.002	0.1	0.1		
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \ \mu A$
		5.5	0.001	0.1	0.1		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		0.36	0.44		$I_{OL} = 12 \text{ mA}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 3)
I <sub>IN</sub>	Maximum Input	5.5		±0.1	±1.0	μA	$V_{I} = V_{CC}$ , GND
(Note 5)	Leakage Current	0.0		10.1	1.0	μη	VI - V CC, CIVD
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	$V_{OLD} = 1.65V Max$
I <sub>OHD</sub>	Output Current (Note 4)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>CC</sub>	Maximum Quiescent	5.5		4.0	40.0		$V_{IN} = V_{CC}$
(Note 5)	Supply Current	5.5		4.0	40.0	μA	or GND

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: I<sub>IN</sub> and I<sub>CC</sub> @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V<sub>CC</sub>.

Symbol	Parameter	V <sub>CC</sub>	T <sub>▲</sub> = +25°C		T₄ = -40°C to +85°C	Units	Conditions
Cymbol		(V)	Тур	A A		00	
VIH	Minimum HIGH Level	4.5	1.5	2.0	2.0		V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	1.5	2.0	2.0	V	or V <sub>CC</sub> – 0.1V
V <sub>IL</sub>	Maximum LOW Level	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$
V <sub>OH</sub>	Minimum HIGH Level	4.5	4.49	4.4	4.4	v	F00
	Output Voltage	5.5	5.49	5.4	5.4	v	$I_{OUT} = -50 \ \mu A$
		4.5		3.86	3.76	v	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OH} = -24 \text{ mA}$
		4.5 5.5		4.86	4.76	v	$I_{OH} = -24 \text{ mA}$ $I_{OH} = -24 \text{ mA}$ (Note
V <sub>OL</sub>	Maximum LOW Level	4.5	0.001	0.1	0.1	v	L 50 A
	Output Voltage	5.5	0.001	0.1	0.1	v	$I_{OUT} = 50 \ \mu A$
		4.5 5.5		0.36 0.36	0.44 0.44	v	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OL} = 24 \text{ mA}$ $I_{OL} = 24 \text{ mA}$ (Note
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		±0.1	±1.0	μA	$V_{I} = V_{CC}, GND$
ICCT	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	$V_{OLD} = 1.65V \text{ Max}$
I <sub>OHD</sub>	Output Current (Note 7)	5.5			-75	mA	$V_{OHD} = 3.85V$ Min
Icc	Maximum Quiescent Supply Current	5.5		4.0	40.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND

**Note 7:** Maximum test duration 2.0 ms, one output loaded at a time.

#### AC Electrical Characteristics for AC

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			$T_A = -40^{\circ}C$ to $+85^{\circ}C$ $C_L = 50 \text{ pF}$		Units
		(Note 8)	Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	3.3	3.5	7.0	11.0	3.0	12.0	ns
	$A_n$ or $B_n$ to $\overline{O}_{A=B}$	5.0	2.5	5.0	8.0	2.0	9.0	115
t <sub>PHL</sub>	Propagation Delay	3.3	4.5	7.5	11.5	3.5	12.5	ns
	$A_n$ or $B_n$ to $\overline{O}_{A=B}$	5.0	3.0	5.5	8.5	2.5	9.0	
t <sub>PLH</sub>	Propagation Delay	3.3	3.0	5.5	8.0	2.5	9.0	ns
	$\overline{I}_{A = B}$ to $\overline{O}_{A = B}$	5.0	2.5	4.0	6.0	2.0	7.0	
t <sub>PHL</sub>	Propagation Delay	3.3	3.0	5.5	8.0	2.5	9.0	ns
	$\overline{I}_{A = B}$ to $\overline{O}_{A = B}$	5.0	2.0	4.0	6.0	2.0	7.0	115

Note 8: Voltage Range 3.3 is  $3.3V \pm 0.3V$ 

Voltage Range 5.0 is 5.0V  $\pm$  0.5V

#### AC Electrical Characteristics for ACT


Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units
		(Note 9)	Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay $A_n$ or $B_n$ to $\overline{O}_{A=B}$	5.0	3.0	5.5	9.0	2.5	9.5	ns
t <sub>PHL</sub>	Propagation Delay $A_n$ or $B_n$ to $\overline{O}_{A=B}$	5.0	3.0	6.0	10.0	2.5	11.0	ns
t <sub>PLH</sub>	Propagation Delay $\overline{I}_{A = B}$ to $\overline{O}_{A = B}$	5.0	2.0	4.0	6.5	2.0	7.0	ns
t <sub>PHL</sub>	Propagation Delay $\overline{I}_{A=B}$ to $\overline{O}_{A=B}$	5.0	2.5	5.0	7.5	2.0	8.0	ns

74AC521 • 74ACT521


Note 9: Voltage Range 5.0 is  $5.0V \pm 0.5V$ 

#### Capacitance


Symbol	Parameter	Тур	Units	Conditions
CIN	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	40	pF	$V_{CC} = 5.0 V$




# 74AC521 • 74ACT521



74AC521 • 74ACT521





74AC521 • 74ACT521 8-Bit Identity Comparator