

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# 74AC574 • 74ACT574 Octal D-Type Flip-Flop with 3-STATE Outputs

### **General Description**

The AC/ACT574 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable  $(\overline{\text{OE}})$ . The information presented to the D-type inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

The AC/ACT574 is functionally identical to the AC/ACT374 except for the pinouts.

## **Features**


- I<sub>CC</sub> and I<sub>OZ</sub> reduced by 50%
- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to AC/ACT374
- 3-STATE outputs for bus-oriented applications
- Outputs source/sink 24 mA
- ACT574 has TTL-compatible inputs

### **Ordering Code:**

0 1 11 1	In	D. J D
Order Number	Package Number	Package Description
74AC574SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
74AC574SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC574MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC574PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74ACT574SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-01
74ACT574SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT574MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT574PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

### **Logic Symbols**



#### **Connection Diagram**



### **Pin Descriptions**

Pin Names	Description			
D <sub>0</sub> –D <sub>7</sub>	Data Inputs			
CP	Clock Pulse Input			
ŌĒ	3-STATE Output Enable Input			
O <sub>0</sub> -O <sub>7</sub>	3-STATE Outputs			

FACT™ is a trademark of Fairchild Semiconductor Corporation.

# **Functional Description**


The AC/ACT574 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D-type inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When  $\overline{\text{OE}}$  is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-

## **Function Table**

In	puts		Internal	Outputs	Formation
OE	СР	D	Q	O <sub>N</sub>	Function
Н	Н	L	NC	Z	Hold
Н	Н	Н	NC	Z	Hold
Н		L	L	Z	Load
Н		Н	Н	Z	Load
L	~	L	L	L	Data Available
L		Н	Н	Н	Data Available
L	Н	L	NC	NC	No Change in Data
L	Н	Н	NC	NC	No Change in Data

- H = HIGH Voltage Level L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance
- = LOW-to-HIGH Transition NC = No Change

# **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

### **Absolute Maximum Ratings**(Note 1)

Supply Voltage ( $V_{CC}$ ) -0.5V to +7.0V

DC Input Diode Current (I<sub>IK</sub>)

 $\begin{array}{ccc} V_I = -0.5 V & -20 \text{ mA} \\ V_I = V_{CC} + 0.5 V & +20 \text{ mA} \\ \text{DC Input Voltage (V_I)} & -0.5 V \text{ to } V_{CC} + 0.5 V \end{array}$ 

DC Output Diode Current (I<sub>OK</sub>)

$$\begin{split} \text{V}_{\text{O}} &= -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{O}} &= \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \end{split}$$

-0.5V to  $V_{CC} + 0.5V$ 

DC Output Voltage (V<sub>O</sub>)

DC Output Source

or Sink Current ( $I_O$ )  $\pm 50 \text{ mA}$ 

DC V<sub>CC</sub> or Ground Current

Per Output Pin ( $I_{CC}$  or  $I_{GND}$ )  $\pm 50$  mA

Storage Temperature ( $T_{STG}$ )  $-65^{\circ}C$  to  $+150^{\circ}C$ 

Junction Temperature (T<sub>J</sub>)

PDIP 140°C

# Recommended Operating Conditions

Supply Voltage (V<sub>CC</sub>)

 $\begin{array}{ccc} AC & 2.0V \text{ to } 6.0V \\ ACT & 4.5V \text{ to } 5.5V \\ \text{Input Voltage (V_I)} & 0V \text{ to } V_{CC} \\ \text{Output Voltage (V_O)} & 0V \text{ to } V_{CC} \\ \text{Operating Temperature (T_A)} & -40^{\circ}\text{C to } +85^{\circ}\text{C} \\ \end{array}$ 

Minimum Input Edge Rate  $(\Delta V/\Delta t)$ 

AC Devices

 $V_{\mbox{\footnotesize{IN}}}$  from 30% to 70% of  $V_{\mbox{\footnotesize{CC}}}$ 

V<sub>CC</sub> @ 3.3V, 4.5V, 5.5V 125 mV/ns

Minimum Input Edge Rate  $(\Delta V/\Delta t)$ 

ACT Devices

 $V_{\text{IN}}$  from 0.8V to 2.0V

V<sub>CC</sub> @ 4.5V, 5.5V 125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT<sup>TM</sup> circuits outside databook specifications.

#### **DC Electrical Characteristics for AC**

Parameter	V <sub>CC</sub> T <sub>A</sub>		25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Unite	Conditions	
r ai ailletei	(V)	Тур Сі		aranteed Limits	Units		
Minimum HIGH Level	3.0	1.5	2.1	2.1		V <sub>OUT</sub> = 0.1V	
Input Voltage	4.5	2.25	3.15	3.15	V	or $V_{CC} - 0.1V$	
	5.5	2.75	3.85	3.85			
Maximum LOW Level	3.0	1.5	0.9	0.9		V <sub>OUT</sub> = 0.1V	
Input Voltage	4.5	2.25	1.35	1.35	V	or $V_{CC} - 0.1V$	
	5.5	2.75	1.65	1.65			
Minimum HIGH Level	3.0	2.99	2.9	2.9			
Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \mu A$	
	5.5	5.49	5.4	5.4			
l i	3.0		2.56	2.46		$V_{IN} = V_{IL}$ or $V_{IH}$	
	4.5		3.86	3.76	V	$I_{OH} = -12 \text{ mA}$	
	5.5		4.86	4.76		$I_{OH} = -24 \text{ mA } I_{OH}$	
						$I_{OH} = -24 \text{ mA (Note 2)}$	
Maximum LOW Level	3.0	0.002	0.1	0.1			
Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \ \mu A$	
	5.5	0.001	0.1	0.1			
						$V_{IN} = V_{IL} \text{or } V_{IH}$	
	3.0		0.36	0.44		$I_{OL} = 12 \text{ mA}$	
	4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
	5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2)	
Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}$ , GND	
Maximum						$V_{I}$ (OE) = $V_{IL}$ , $V_{IH}$	
3-STATE	5.5		±0.25	±2.5	μΑ	$V_I = V_{CC}, V_{GND}$	
Leakage Current						$V_O = V_{CC}$ , GND	
Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V	
Output Current (Note 3)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V	
Maximum Quiescent Supply Current	5.5		4.0	40.0	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND	
	Input Voltage  Maximum LOW Level Input Voltage  Minimum HIGH Level Output Voltage  Maximum LOW Level Output Voltage  Maximum Input Leakage Current Maximum 3-STATE Leakage Current Minimum Dynamic Output Current (Note 3)	Name	Name	Minimum HIGH Level   3.0   1.5   2.1	Name	Name	

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4:  $I_{\rm IN}$  and  $I_{\rm CC}$  @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V  $V_{\rm CC}$ .

0	Parameter	V <sub>cc</sub>	T <sub>A</sub> =	25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	0
Symbol	Parameter	(V)	Тур	Gu	aranteed Limits	Units	Conditions
V <sub>IH</sub>	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	2.0	2.0	V	or $V_{CC} - 0.1V$
V <sub>IL</sub>	Maximum LOW Level	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	0.8	0.8	V	or $V_{CC} - 0.1V$
V <sub>OH</sub>	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I <sub>OLIT</sub> = -50 μA
		5.5	5.49	5.4	5.4	V	'ΟυΤ – –30 μΑ
							$V_{IN} = V_{IL} \text{or } V_{IH}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA (Not)}$
V <sub>OL</sub>	Maximum LOW Level	4.5	0.001	0.1	0.1	V	I <sub>OUT</sub> = 50 μA
	Output Voltage	5.5	0.001	0.1	0.1	V	1OUT - 30 μA
							$V_{IN} = V_{IL} or V_{IH}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note
I <sub>IN</sub>	Maximum Input	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}$ , GND
	Leakage Current	3.3		±0.1	±1.0	μА	VI = VCC, GIVD
l <sub>OZ</sub>	Maximum 3-STATE	5.5		±0.25	+2.5	μА	$V_I = V_{IL}, V_{IH}$
	Leakage Current	3.3		±0.25	12.5	μΑ	$V_O = V_{CC}$ , GND
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$
I <sub>JOLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V
I <sub>OHD</sub>	Output Current (Note 6)	5.5			-75	mA	$V_{OHD} = 3.85V$
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		4.0	40.0	μА	V <sub>IN</sub> = V <sub>CC</sub> or GND

Note 5: All outputs loaded; thresholds on input associated with output under test.

Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

# **AC Electrical Characteristics for AC**

		v <sub>cc</sub>		$T_A = +25^{\circ}C$		T <sub>A</sub> = -40°	C to +85°C	
Symbol	Parameter	(V)		$\textbf{C}_{\boldsymbol{L}} = \textbf{50 pF}$		$C_L = 50 \text{ pF}$		Units
		(Note 7)	Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock	3.3	75	112		60		MHz
	Frequency	5.0	95	153		85		1411.12
t <sub>PLH</sub>	Propagation Delay	3.3	3.5	8.5	13.5	3.5	15.0	ns
	CP to O <sub>n</sub>	5.0	2.0	6.0	9.5	2.0	11.0	
t <sub>PHL</sub>	Propagation Delay	3.3	3.5	7.5	12.0	3.5	13.5	ns
	CP to O <sub>n</sub>	5.0	2.0	5.5	8.5	2.0	9.5	
t <sub>PZH</sub>	Output Enable Time	3.3	2.5	7.0	11.0	2.5	12.0	ns
		5.0	2.0	5.0	8.5	2.0	9.0	115
t <sub>PZL</sub>	Output Enable Time	3.3	3.0	6.5	10.5	3.0	11.5	ns
		5.0	2.0	5.0	8.0	1.5	9.0	115
t <sub>PHZ</sub>	Output Disable Time	3.3	3.5	7.5	12.0	2.5	13.0	ns
		5.0	2.0	6.0	9.5	1.5	10.5	
t <sub>PLZ</sub>	Output Disable Time	3.3	2.0	5.5	9.0	1.5	10.0	ns
		5.0	1.0	4.5	7.5	1.0	8.5	115

Note 7: Voltage Range 3.3 is 3.3V ± 0.3V

Voltage Range 5.0 is 5.0V  $\pm\,0.5V$ 

# **AC Operating Requirements for AC**

Symbol	Parameter	V <sub>CC</sub> (V)			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_1 = 50 \text{ pF}$	Units
Cymbol	T didnictor	(Note 8)	Тур	Guaranteed Minimum		
t <sub>S</sub>	Set-Up Time, HIGH or LOW	3.3	0.5	2.5	3.0	20
	D <sub>n</sub> to CP	5.0	0	1.5	2.0	ns
t <sub>H</sub>	Hold Time, HIGH or LOW	3.3	-0.5	1.5	1.5	ns
	D <sub>n</sub> to CP	5.0	0	1.5	1.5	115
t <sub>W</sub>	CP Pulse Width	3.3	3.5	6.0	7.0	20
	HIGH or LOW	5.0	2.0	4.0	5.0	ns

Note 8: Voltage Range 3.3 is  $3.3V \pm 0.3V$ Voltage Range 5.0 is  $5.0V \pm 0.5V$ 

# **AC Electrical Characteristics for ACT**

		V <sub>cc</sub>		T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°	C to +85°C	
Symbol Parameter		(V)	(V) C <sub>L</sub> = 50 pF			$C_L = 50 \text{ pF}$		Units
		(Note 9)	Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	5.0	100	110		85		ns
t <sub>PLH</sub>	Propagation Delay	5.0	2.5	7.0	11.0	2.0	12.0	ns
	CP to O <sub>n</sub>	3.0	2.5	7.0	.1.0	0	0	113
t <sub>PHL</sub>	Propagation Delay	5.0	2.0	6.5	10.0	1.5	11.0	ns
	CP to O <sub>n</sub>	3.0	2.0	0.5	10.0	1.5	11.0	113
t <sub>PZH</sub>	Output Enable Time	5.0	2.0	6.4	9.5	1.5	10.0	ns
t <sub>PZL</sub>	Output Enable Time	5.0	2.0	6.0	9.0	1.5	10.0	ns
t <sub>PHZ</sub>	Output Disable Time	5.0	2.0	7.0	10.5	1.5	11.5	ns
t <sub>PLZ</sub>	Output Disable Time	5.0	2.0	5.5	8.5	1.5	9.0	ns

Note 9: Voltage Range 5.0 is 5.0V ±0.5V


# **AC Operating Requirements for ACT**

Symbol	Parameter	V <sub>CC</sub> (V) (Note 10)	$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$ Typ	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$ Guaranteed Minimum	Units
t <sub>S</sub>	Set-Up Time, HIGH or LOW D <sub>n</sub> to CP	5.0	1.5	2.5	ns
t <sub>H</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to CP	5.0	-0.5	1.0	ns
t <sub>W</sub>	CP Pulse Width HIGH or LOW	5.0	2.5	4.0	ns


Note 10: Voltage Range 5.0 is 5.0V ± 0.5V


# Capacitance


Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	40.0	pF	$V_{CC} = 5.0V$




20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body Package Number M20B









20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com