## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China


## Functional Description

The ACTQ16373 contains sixteen D-type latches with 3STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16 -bit operation. The following description applies to each byte. When the Latch Enable ( $\mathrm{LE}_{\mathrm{n}}$ ) input is HIGH, data on the $D_{n}$ enters the latches. In this condition the latches are transparent, i.e., a latch output will change states each time its $D$ input changes. When $L E_{n}$ is LOW, the latches store information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of $\mathrm{LE}_{\mathrm{n}}$. The 3STATE standard outputs are controlled by the Output Enable $\left(\overline{\mathrm{OE}}_{n}\right)$ input. When $\overline{\mathrm{OE}}_{n}$ is LOW, the standard outputs are in the 2-state mode. When $\overline{\mathrm{OE}}_{\mathrm{n}}$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

## Truth Tables

| Inputs |  |  | Outputs |
| :---: | :---: | :---: | :---: |
| $\mathrm{LE}_{\mathbf{1}}$ | $\overline{\mathrm{OE}}_{\mathbf{1}}$ | $\mathrm{I}_{\mathbf{0}}-\mathrm{I}_{\mathbf{7}}$ | $\mathrm{O}_{\mathbf{0}}-\mathrm{O}_{\mathbf{7}}$ |
| X | H | X | Z |
| H | L | L | L |
| H | L | H | H |
| L | L | X | (Previous) |


| Inputs |  |  | Outputs |
| :---: | :---: | :---: | :---: |
| $\mathrm{LE}_{\mathbf{2}}$ | $\overline{\mathrm{OE}}_{\mathbf{2}}$ | $\mathrm{I}_{\mathbf{8}} \mathbf{I}_{\mathbf{1 5}}$ | $\mathrm{O}_{\mathbf{8}}-\mathrm{O}_{\mathbf{1 5}}$ |
| X | H | X | Z |
| H | L | L | L |
| H | L | H | H |
| L | L | X | (Previous) |

= HIGH Voltage Level
L LOW Voltage Level
X = Immaterial
$\mathrm{Z}=$ High Impedance
Previous = previous output prior to HIGH-to-LOW transition of LE

## Logic Diagrams



| Absolute Maximum Ratings（Note 1） |  | Recommended Operating |
| :---: | :---: | :---: |
| Supply Voltage（ $\mathrm{V}_{\mathrm{CC}}$ ） | -0.5 V to +7.0 V | Conditions |
| DC Input Diode Current（ $\mathrm{I}_{1 K}$ ） |  | Supply Voltage（V） $\mathrm{V}_{\mathrm{CC}}$ ）4．5V to 5.5 V |
| $V_{1}=-0.5 \mathrm{~V}$ | －20 mA | Input Voltage（ $\mathrm{V}_{\mathrm{l}}$ ） $\mathrm{V}^{\text {a }}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{C C}+0.5 \mathrm{~V}$ | ＋20 mA | Output Voltage（ $\mathrm{V}_{\mathrm{O}}$ ） 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| DC Output Diode Current（ $\mathrm{IOK}^{\text {）}}$ |  | Operating Temperature（ $\mathrm{T}_{\mathrm{A}}$ ）$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{O}}=-0.5 \mathrm{~V}$ | －20 mA | Minimum Input Edge Rate（ $\Delta \mathrm{V} / \Delta \mathrm{t}$ ） $125 \mathrm{mV} / \mathrm{ns}$ |
| $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ | ＋20 mA | $\mathrm{V}_{\text {IN }}$ from 0.8 V to 2.0 V |
| DC Output Voltage（ $\mathrm{V}_{\mathrm{O}}$ ） | -0.5 V to $\mathrm{V}_{C C}+0.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}} @ 4.5 \mathrm{~V}, 5.5 \mathrm{~V}$ |
| DC Output Source／Sink Current（ $\mathrm{I}_{\mathrm{O}}$ ） | ＋50 mA | Note 1：Absolute maximum ratings are those values beyond which dam－ |
| DC V ${ }_{\text {CC }}$ or Ground Current per Output Pin | ＋50 mA | age to the device may occur．The databook specifications should be met， without exception to ensure that the system design is reliable over its power supply，temperature，and output／input loading variables．Fairchild does not |
| Junction Temperature | $+140^{\circ} \mathrm{C}$ | recommend operation of FACT ${ }^{\text {TM }}$ circuits outside databook specifications． |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |

## DC Electrical Characteristics

| Symbol | Parameter | $\mathrm{V}_{\mathrm{cc}}$ <br> （V） | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ | Guaranteed Limits |  |  |  |
| $\overline{\mathrm{V}} \mathrm{IH}$ | Minimum HIGH Input Voltage | $\begin{aligned} & \hline 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \hline 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \hline 2.0 \\ & 2.0 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Maximum LOW Input Voltage | $\begin{aligned} & \hline 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & \hline 0.8 \\ & 0.8 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum HIGH Output Voltage | $\begin{aligned} & \hline 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 4.49 \\ & 5.49 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ | V | lout $=-50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 3.86 \\ & 4.86 \end{aligned}$ | $\begin{aligned} & 3.76 \\ & 4.76 \end{aligned}$ | v | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \text { (Note 2) } \\ & \hline \end{aligned}$ |
| $\overline{\mathrm{V}} \mathrm{OL}$ | Maximum LOW Output Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & \hline 0.001 \\ & 0.001 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \end{aligned}$ | V | lout $=50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 0.36 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.44 \\ & 0.44 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \\ & \left.\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \text { (Note } 2\right) \\ & \hline \end{aligned}$ |
| $\overline{\mathrm{l}} \mathrm{Oz}$ | Maximum 3－STATE <br> Leakage Current | 5.5 |  | $\pm 0.5$ | $\pm 5.0$ | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND} \end{aligned}$ |
| 1 IN | Maximum Input Leakage Current | 5.5 |  | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ ，GND |
| $\mathrm{I}_{\text {CCT }}$ | Maximum $\mathrm{ICC}^{\text {／lnput }}$ | 5.5 | 0.6 |  | 1.5 | mA | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}-2.1 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Max Quiescent Supply Current | 5.5 |  | 8.0 | 80.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |
| IOLD | Minimum Dynamic Output Current（Note 3） | 5.5 |  |  | 75 | mA | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ Max |
| $\mathrm{I}_{\text {OHD }}$ |  |  |  |  | －75 | mA | $\mathrm{V}_{\mathrm{OHD}}=3.85 \mathrm{~V}$ Min |
| $\mathrm{V}_{\text {OLP }}$ | Quiet Output <br> Maximum Dynamic $\mathrm{V}_{\mathrm{OL}}$ | 5.0 | 0.5 | 0.8 |  | V | Figures 1， 2 （Note 5）（Note 6） |
| $\mathrm{V}_{\text {OLV }}$ | Quiet Output Minimum Dynamic $\mathrm{V}_{\mathrm{OL}}$ | 5.0 | －0．5 | －1．0 |  | V | Figures 1， 2 <br> （Note 5）（Note 6） |
| $\mathrm{V}_{\text {OHP }}$ | Maximum Overshoot | 5.0 | $\mathrm{V}_{\mathrm{OH}}+1.0$ | $\mathrm{V}_{\mathrm{OH}}+1.5$ |  | V | $\begin{aligned} & \hline \text { Figures 1, } 2 \\ & \text { (Note 4)(Note 6) } \end{aligned}$ |
| $\mathrm{V}_{\text {OHV }}$ | Minimum V ${ }_{\text {cc }}$ Droop | 5.0 | $\mathrm{V}_{\mathrm{OH}}-1.0$ | $\mathrm{V}_{\mathrm{OH}}-1.8$ |  | V | Figures 1， 2 <br> （Note 4）（Note 6） |
| $\overline{\mathrm{V}} \mathrm{IHD}$ | Minimum HIGH Dynamic Input Voltage Level | 5.0 | 1.7 | 2.0 |  | V | （Note 4）（Note 7） |
| $\mathrm{V}_{\text {ILD }}$ | Maximum LOW Dynamic Input Voltage Level | 5.0 | 1.2 | 0.8 |  | V | （Note 4）（Note 7） |
| Note 2：All outputs loaded；thresholds associated with output under test． <br> Note 3：Maximum test duration 2.0 ms ；one output loaded at a time． <br> Note 4：Worst case package <br> Note 5：Maximum number of outputs that can switch simultaneously is $n$ ．（ $n-1$ ）outputs are switched LOW and one output held LOW． <br> Note 6：Maximum number of outputs that can switch simultaneously is $n$ ．$(n-1)$ outputs are switched HIGH and one output held HIGH． <br> Note 7：Max number of data inputs（ $n$ ）switching，（ $n-1$ ）input switching 0 V to 3 V ．Input under test switching 3 V to threshold（ $\mathrm{V}_{\text {ILD }}$ ） |  |  |  |  |  |  |  |

## AC Electrical Characteristics

| Symbol | Parameter | $\mathrm{V}_{\mathrm{Cc}}$ <br> (V) <br> (Note 8) | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $D_{n} \text { to } O_{n}$ | 5.0 | $\begin{aligned} & \hline 3.1 \\ & 2.6 \end{aligned}$ | $\begin{aligned} & 5.3 \\ & 4.6 \end{aligned}$ | $\begin{aligned} & 7.9 \\ & 7.3 \end{aligned}$ | $\begin{aligned} & 3.1 \\ & 2.6 \end{aligned}$ | $\begin{gathered} \hline 8.4 \\ 7.8 \end{gathered}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay LE to $\mathrm{O}_{\mathrm{n}}$ | 5.0 | $\begin{aligned} & \hline 3.1 \\ & 2.8 \end{aligned}$ | $\begin{aligned} & 5.4 \\ & 4.9 \end{aligned}$ | $\begin{aligned} & 7.9 \\ & 7.3 \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 2.8 \end{aligned}$ | $\begin{aligned} & \hline 8.4 \\ & 7.8 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PZH}} \\ & \mathrm{t}_{\mathrm{PZL}} \end{aligned}$ | Output Enable Delay | 5.0 | $\begin{aligned} & \hline 2.5 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 4.7 \\ & 4.8 \end{aligned}$ | $\begin{aligned} & \hline 7.4 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & \hline 7.9 \\ & 8.0 \end{aligned}$ | ns |
| $\begin{aligned} & \hline t_{\mathrm{PHZ}} \\ & t_{\mathrm{PLZ}} \end{aligned}$ | Output Disable Delay | 5.0 | $\begin{aligned} & \hline 2.1 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & \hline 7.9 \\ & 7.4 \end{aligned}$ | $\begin{aligned} & \hline 2.1 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \hline 8.2 \\ & 7.9 \end{aligned}$ | ns |

Extended AC Electrical Characteristics

| Symbol | Parameter | $v_{c c}$ <br> (V) <br> (Note 9) | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ <br> 16 Outputs Switching (Note 10) |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=250 \mathrm{pF} \\ \text { (Note 11) } \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min Max |  |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay <br> Data to Output | 5.0 V | $\begin{aligned} & 4.7 \\ & 4.6 \end{aligned}$ | $\begin{aligned} & 12.7 \\ & 10.6 \end{aligned}$ | 6.6 15.7 <br> 6.4 14.5 | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay <br> Latch Enable to Output | 5.0 V | $\begin{aligned} & 4.6 \\ & 4.1 \end{aligned}$ | $\begin{aligned} & 13.3 \\ & 10.4 \end{aligned}$ | 6.3 15.3 <br> 5.8 13.6 | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PZH}} \\ & \mathrm{t}_{\mathrm{PZL}} \end{aligned}$ | Output Enable Time | 5.0 V | $\begin{aligned} & 3.5 \\ & 3.6 \end{aligned}$ | $\begin{aligned} & 10.4 \\ & 10.9 \end{aligned}$ | (Note 12) | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLZ}} \end{aligned}$ | Output Disable Time | 5.0 V | $\begin{aligned} & 3.4 \\ & 3.1 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 8.1 \end{aligned}$ | (Note 13) | ns |
| $\mathrm{t}_{\mathrm{OSHL}}$ <br> (Note 14) | Pin-to-Pin Skew HL Data to Output | 5.0 V |  | 1.3 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\text {OSLH }} \\ & \text { (Note 14) } \end{aligned}$ | Pin-to-Pin Skew LH Data to Output | 5.0 V |  | 2.1 |  | ns |
| tost <br> (Note 14) | Pin-to-Pin Skew <br> LH/HL Data to Output | 5.0 V |  | 4.0 |  | ns |

Note 10: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 11: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.
Note 12: 3-STATE delays are load dominated and have been excluded from the datasheet
Note 13: The Output Disable Time is dominated by the RC Network ( $500 \Omega, 250 \mathrm{pF}$ ) on the output and has been excluded from the datasheet.
Note 14: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device The specification applies to any outputs switching HIGH-to-LOW ( $\mathrm{t}_{\mathrm{OSHL}}$ ), LOW-to-HIGH ( $\mathrm{t}_{\mathrm{OSLH}}$ ), or any combination switching LOW-to-HIGH and/or HIGH to-LOW (tost)

## AC Operating Requirements

Note 15：Voltage Range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$

## Capacitance

| Symbol | Parameter | Typ | Units | Conditions |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I}}$ | Input Capacitance | 4.5 | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance | 30 | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |

## FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.
Equipment:
Hewlett Packard Model 8180A Word Generator
PC-163A Test Fixture
Tektronics Model 7854 Oscilloscope
Procedure:

1. Verify Test Fixture Loading: Standard Load 50 pF , $500 \Omega$.
2. Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
3. Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
4. Set the HFS generator to toggle all but one output at a frequency of 1 MHz . Greater frequencies will increase DUT heating and effect the results of the measurement
5. Set the HFS generator input levels at OV LOW and 3V HIGH for ACT devices and OV LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.


Note $\mathrm{A}: \mathrm{V}_{\text {OHV }}$ and $\mathrm{V}_{\text {OLP }}$ are measured with respect to ground reference. Note B: Input pulses have the following characteristics: $f=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{r}}=3 \mathrm{~ns}$, $\mathrm{t}_{\mathrm{f}}=3 \mathrm{~ns}$, skew $<150 \mathrm{ps}$.

FIGURE 1. Quiet Output Noise Voltage Waveforms
$\mathrm{V}_{\mathrm{OLP}} / \mathrm{V}_{\mathrm{OLV}}$ and $\mathrm{V}_{\mathrm{OHP}} / \mathrm{V}_{\mathrm{OHV}}$

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output volt ages using a $50 \Omega$ coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure $\mathrm{V}_{\text {OLP }}$ and $\mathrm{V}_{\text {OLV }}$ on the quiet output during the worst case transition for active and enable. Measure $\mathrm{V}_{\mathrm{OHP}}$ and $\mathrm{V}_{\mathrm{OHV}}$ on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.
$\mathrm{V}_{\text {ILD }}$ and $\mathrm{V}_{\text {IHD }}$ :
- Monitor one of the switching outputs using a $50 \Omega$ coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, $\mathrm{V}_{\mathrm{IL}}$, until the output begins to oscillate or steps out a min of 2 ns Oscillation is defined as noise on the output LOW level that exceeds $\mathrm{V}_{\text {IL }}$ limits, or on output HIGH levels that exceed $\mathrm{V}_{I H}$ limits. The input LOW voltage level at which oscillation occurs is defined as $\mathrm{V}_{\text {ILD }}$
- Next decrease the input HIGH voltage level, $\mathrm{V}_{\mathrm{IH}}$ until the output begins to oscillate or steps out a min of 2 ns Oscillation is defined as noise on the output LOW level that exceeds $\mathrm{V}_{\text {IL }}$ limits, or on output HIGH levels that exceed $\mathrm{V}_{\mathrm{IH}}$ limits. The input HIGH voltage level at which oscillation occurs is defined as $\mathrm{V}_{\text {IHD }}$.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeat ability of the measurements.


FIGURE 2. Simultaneous Switching Test Circuit

## Physical Dimensions inches（millimeters）unless otherwise noted



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)


48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
