# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# FAIRCHILD

SEMICONDUCTOR TM

#### January 1990 Revised October 2000

74ACQ573 • 74ACTQ573 Quiet Series™ Octal Latch with 3-STATE Outputs

# 74ACQ573 • 74ACTQ573 Quiet Series™ Octal Latch with 3-STATE Outputs

# **General Description**

The ACQ/ACTQ573 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable ( $\overline{OE}$ ) inputs. The ACQ/ACTQ573 is functionally identical to the ACQ/ACTQ373 but with inputs and outputs on opposite sides of the package. The ACQ/ACTQ utilizes Fairchild's Quiet Series<sup>TM</sup> technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series<sup>TM</sup> features GTO<sup>TM</sup> output control and undershoot corrector in addition to a split ground bus for superior performance.

# Features


- I<sub>CC</sub> and I<sub>OZ</sub> reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Improved latch-up immunity
- Inputs and outputs on opposite sides of package allow easy interface with microprocessors
- Outputs source/sink 24 mA

# **Ordering Code:**

Order Number	Package Number	Package Description
74ACQ573SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74ACQ573SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACQ573MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACQ573PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
74ACTQ573SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74ACTQ573SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACTQ573QSC	MQA20	20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150 Wide
74ACTQ573MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACTQ573PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

# Logic Symbols



# **Connection Diagram**

)E -	1	$\bigcirc$	20	-v <sub>cc</sub>
»–	2		19	-00°
D1-	3		18	-01
) <sub>2</sub> -	4		17	-0 <sub>2</sub>
) <sub>3</sub> −	5		16	-0 <sub>3</sub>
o₄ –	6		15	<b>_</b> 0₄
) <sub>5</sub> -	7		14	-0 <sub>5</sub>
) <sub>6</sub> –	8		13	-0 <sub>6</sub>
Ŋ <sub>7</sub> −	9		12	-0 <sub>7</sub>
10 -	10		11	— LE

### **Pin Descriptions**

GN

Pin Names	Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
LE	Latch Enable Input
OE	3-STATE Output Enable Input
O <sub>0</sub> O <sub>7</sub>	3-STATE Latch Outputs

FACT™, Quiet Series™, FACT Quiet Series™, and GTO™ are trademarks of Fairchild Semiconductor Corporation

© 2000 Fairchild Semiconductor Corporation DS010633

## **Functional Description**

The ACQ/ACTQ573 contains eight D-type latches with 3-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the  $D_n$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D-type input changes. When LE is LOW the latches store the information that was present on the D-type inputs at setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE buffers are controlled by the Output Enable ( $\overline{OE}$ ) input. When  $\overline{OE}$  is LOW, the buffers are enabled. When  $\overline{OE}$  is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

# **Truth Table**


	Inputs	Outputs	
OE	LE	D	O <sub>n</sub>
L	Н	н	Н
L	н	L	L
L	L	х	O <sub>0</sub>
н	Х	х	Z

H = HIGH Voltage

L = LOW Voltage Z = High Impedance

X = Immaterial

 $O_0 = Previous O_0$  before HIGH-to-LOW transition of Latch Enable



Absolute Maximum F	Ratings(Note 1)	Recommended Operat	ting
Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V	Conditions	
DC Input Diode Current (I <sub>IK</sub> )		Supply Voltage (V <sub>CC</sub> )	
$V_{I} = -0.5V$	–20 mA	ACQ	2.0V to 6.0V
$V_I = V_{CC} + 0.5V$	+20 mA	ACTQ	4.5V to 5.5V
DC Input Voltage (V <sub>I</sub> )	$-0.5V$ to $V_{CC} + 0.5V$	Input Voltage (V <sub>I</sub> )	0V to V <sub>CC</sub>
DC Output Diode Current (I <sub>OK</sub> )		Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>
$V_{O} = -0.5V$	–20 mA	Operating Temperature (T <sub>A</sub> )	-40°C to +85°C
$V_O = V_{CC} + 0.5V$	+20 mA	Minimum Input Edge Rate $\Delta V/\Delta t$	
DC Output Voltage (V <sub>O</sub> )	$-0.5V$ to $V_{CC} + 0.5V$	ACQ Devices	
DC Output Source		$V_{\rm IN}$ from 30% to 70% of $V_{\rm CC}$	
or Sink Current (I <sub>O</sub> )	±50 mA	V <sub>CC</sub> @ 3.0V, 4.5V, 5.5V	125 mV/ns
DC $V_{CC}$ or Ground Current		Minimum Input Edge Rate $\Delta V/\Delta t$	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA	ACTQ Devices	
Storage Temperature (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$	V <sub>IN</sub> from 0.8V to 2.0V	
DC Latchup Source		V <sub>CC</sub> @ 4.5V, 5.5V	125 mV/ns
or Sink Current	±300 mA	Note 1: Absolute maximum ratings are those va	
Junction Temperature (T <sub>J</sub> )		to the device may occur. The databook specific out exception, to ensure that the system desig	
PDIP	140°C	supply, temperature, and output/input loading v recommend operation of FACT™ circuits outside	ariables. Fairchild does not

# DC Electrical Characteristics for ACQ

Symbol	Parameter	V <sub>cc</sub>	<b>TA</b> =	+ <b>25°C</b>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Symbol	Faranieler	(V)	Тур	Gu	aranteed Limits	Units	Conditions	
V <sub>IH</sub>	Minimum HIGH Level	3.0	1.5	2.1	2.1		$V_{OUT} = 0.1V$	
	Input Voltage	4.5	2.25	3.15	3.15	V	or $V_{CC} - 0.1V$	
		5.5	2.75	3.85	3.85			
V <sub>IL</sub>	Maximum LOW Level	3.0	1.5	0.9	0.9		$V_{OUT} = 0.1V$	
	Input Voltage	4.5	2.25	1.35	1.35	V	or $V_{CC} - 0.1V$	
		5.5	2.75	1.65	1.65			
V <sub>OH</sub>	Minimum HIGH Level	3.0	2.99	2.9	2.9			
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \ \mu A$	
		5.5	5.49	5.4	5.4			
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		3.0		2.56	2.46		I <sub>OH</sub> = -12 mA	
		4.5		3.86	3.76	V	I <sub>OH</sub> = -24 mA	
		5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note	
/ <sub>OL</sub>	Maximum LOW Level	3.0	0.002	0.1	0.1			
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \ \mu A$	
		5.5	0.001	0.1	0.1			
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		3.0		0.36	0.44		$I_{OL} = 12 \text{ mA}$	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2	
IN (Note 4)	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μA	$V_I = V_{CC}, GND$	
OLD	Minimum Dynamic	5.5			75	mA	$V_{OLD} = 1.65 V_{Max}$	
OHD	Output Current (Note 3)	5.5			-75	mA	$V_{OHD} = 3.85 V_{Min}$	
CC (Note 4)	Maximum Quiescent Supply Current	5.5		4.0	40.0	μA	$V_{IN} = V_{CC} \text{ or } GND$	
oz	Maximum 3-STATE						$V_{I}(OE) = V_{IL}, V_{IH}$	
	Leakage Current	5.5		±0.25	±2.5	μA	$V_I = V_{CC}, \ GND$	
							$V_O = V_{CC}, GND$	
/ <sub>OLP</sub>	Quiet Output	5.0	1.1	1.5		v	Figures 1, 2	
	Maximum Dynamic V <sub>OL</sub>	5.0	1.1	1.5		v	(Note 5)(Note 6)	

# DC Electrical Characteristics for ACQ (Continued)

Symbol	Parameter	v <sub>cc</sub>	<b>T<sub>A</sub></b> = -	⊦25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
Symbol	i arameter	(V)	Тур	Gu	aranteed Limits	onito	Conditions
V <sub>OLV</sub>	Quiet Output	5.0	-0.6	-1.2		v	Figures 1, 2
	Minimum Dynamic V <sub>OL</sub>	5.0	-0.6	-1.2		v	(Note 5)(Note 6)
V <sub>IHD</sub>	Minimum HIGH Level	5.0	0.1	3.5		V	(Nata E)(Nata 7)
	Dynamic Input Voltage	5.0	3.1	3.5		V	(Note 5)(Note 7)
V <sub>ILD</sub>	Maximum LOW Level	5.0	1.0	1.5		v	(Nata E)(Nata 7)
	Dynamic Input Voltage	5.0	1.9	1.5		v	(Note 5)(Note 7)

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I\_{IN} and I\_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V\_{CC}.

Note 5: Plastic DIP package.

Note 6: Max number of outputs defined as (n). Data Inputs are driven 0V to 5V. One output @ GND.

Note 7: Max number of Data Inputs (n) switching. (n - 1) Inputs switching 0V to 5V (ACQ). Input-under-test switching: 5V to threshold ( $V_{ILD}$ ), 0V to threshold ( $V_{IHD}$ ), f = 1 MHz.

# **DC Electrical Characteristics for ACTQ**

Symbol	Parameter	V <sub>cc</sub>	T <sub>A</sub> =	+25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
Symbol	Faranieter	(V)	Тур	Gua	ranteed Limits	Units	Conditions
V <sub>IH</sub>	Minimum HIGH Level	4.5	1.5	2.0	2.0	v	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$
V <sub>IL</sub>	Maximum LOW Level	4.5	1.5	0.8	0.8	v	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$
V <sub>OH</sub>	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	L 50 A
	Output Voltage	5.5	5.49	5.4	5.4	v	$I_{OUT} = -50 \ \mu A$
		4.5 5.5		3.86 4.86	3.76 4.76	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OH} = -24 \text{ mA}$ $I_{OH} = -24 \text{ mA} \text{ (Note 8)}$
V <sub>OL</sub>	Maximum LOW Level	4.5	0.001	0.1	0.1		
	Output Voltage	5.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \ \mu A$
		4.5 5.5		0.36 0.36	0.44 0.44	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $I_{OL} = 24 \text{ mA}$ $I_{OL} = 24 \text{ mA} \text{ (Note 8)}$
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}, \text{ GND}$
I <sub>OZ</sub>	Maximum 3-STATE Leakage Current	5.5		±0.25	±2.5	μΑ	$V_{I} = V_{IL}, V_{IH}$ $V_{O} = V_{CC}, \text{ GND}$
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>	Output Current (Note 9)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		4.0	40.0	μA	$V_{IN} = V_{CC}$ or GND
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	1.1	1.5		V	Figures 1, 2 (Note 10)(Note 11)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.6	-1.2		V	Figures 1, 2 (Note 10)(Note 11)
V <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage	5.0	1.9	2.2		V	(Note 10)(Note 12)
V <sub>ILD</sub>	Maximum LOW Level Dynamic Input Voltage	5.0	1.2	0.8		V	(Note 10)(Note 12)

Note 8: All outputs loaded; thresholds on input associated with output under test.

Note 9: Maximum test duration 2.0 ms, one output loaded at a time.

Note 10: Plastic DIP package.

Note 11: Max number of outputs defined as (n). Data Inputs are driven 0V to 3V. One output @ GND.

Note 12: Max number of data inputs (n) switching. (n – 1) inputs switching 0V to 3V (ACTQ). Input-under-test switching: 3V to threshold (V<sub>ILD</sub>),

0V to threshold (V<sub>IHD</sub>), f =1 MHz.

## **AC Electrical Characteristics for ACQ**

		V <sub>cc</sub>		$T_A = +25^{\circ}C$		T <sub>A</sub> = -40°	C to +85°C	
Symbol	Parameter	(V)		$C_L = 50 \ pF$		<b>C</b> <sub>L</sub> =	50 pF	Units
		(Note 13)	Min	Тур	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	3.3	2.5	8.5	10.5	2.5	11.0	ns
t <sub>PLH</sub>	D <sub>n</sub> to O <sub>n</sub>	5.0	1.5	5.5	7.0	1.5	7.5	115
t <sub>PLH</sub>	Propagation Delay	3.3	2.5	8.5	12.0	2.5	12.5	ns
t <sub>PHL</sub>	LE to O <sub>n</sub>	5.0	2.0	6.0	8.0	2.0	8.5	115
t <sub>PZL</sub>	Output Enable Time	3.3	2.5	8.5	13.0	2.5	13.5	ns
t <sub>PZH</sub>		5.0	1.5	6.0	8.5	1.5	9.0	115
t <sub>PHZ</sub>	Output Disable Time	3.3	1.0	9.0	14.5	1.0	15.0	ns
t <sub>PLZ</sub>		5.0	1.0	6.0	9.5	1.0	10.0	115
t <sub>OSHL</sub>	Output to Output Skew (Note 14)	3.3		1.0	1.5		1.5	ns
t <sub>OSLH</sub>	D <sub>n</sub> to O <sub>n</sub>	5.0		0.5	1.0		1.0	115

Voltage Range 3.3 is 3.3V  $\pm$  0.3V

Note 14: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

# AC Operating Requirements for ACQ

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = - C <sub>L</sub> = -	+25°C 50 pF	T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF	Units
		(Note 15)	Тур	Gu	aranteed Minimum	
ts	Setup Time, HIGH or LOW	3.3	0	3.0	3.0	
	D <sub>n</sub> to LE	5.0	0	3.0	3.0	ns
t <sub>H</sub>	Hold Time, HIGH or LOW	3.3	0	1.5	1.5	
	D <sub>n</sub> to LE	5.0	0	1.5	1.5	ns
t <sub>W</sub>	LE Pulse Width, HIGH	3.3	2.0	4.0	4.0	
		5.0	2.0	4.0	4.0	ns

Note 15: Voltage Range 5.0 is  $5.0V \pm 0.5V$ 

Voltage Range 3.3 is 3.3V  $\pm$  0.3V

# **AC Electrical Characteristics for ACTQ**

Symbol	Parameter	V <sub>CC</sub> (V)		T <sub>A</sub> = +25°C C <sub>1</sub> = 50 pF			$T_A = -40^{\circ}C$ to $+85^{\circ}C$ $C_1 = 50 \text{ pF}$		
-		(Note 16)	Min	Тур	Max	Min	Max		
t <sub>PHL</sub>	Propagation Delay	5.0	2.0	6.5	7.5	2.0	8.0	20	
t <sub>PLH</sub>	D <sub>n</sub> to O <sub>n</sub>	5.0	2.0	0.5	7.5	2.0	0.0	ns	
t <sub>PLH</sub>	Propagation Delay	5.0	2.5	7.0	8.5	2.5	9.0	ns	
t <sub>PHL</sub>	LE to O <sub>n</sub>	5.0	2.5	7.0	0.5	2.5	5.0	115	
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	5.0	2.0	7.0	9.0	2.0	9.5	ns	
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	5.0	1.0	8.0	10.0	1.0	10.5	ns	
t <sub>OSHL</sub>	Output to Output Skew (Note 17)	5.0		0.5	1.0		1.0	ns	
t <sub>OSLH</sub>	D <sub>n</sub> to O <sub>n</sub>	5.0		0.5	1.0		1.0	115	

Note 16: Voltage Range 5.0 is  $5.0V \pm 0.5V$ 

Note 17: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

# 74ACQ573 • 74ACTQ573

# AC Operating Requirements for ACTQ

Symbol	Parameter	V <sub>CC</sub> (V)			T <sub>A</sub> = −40°C to +85°C C <sub>L</sub> = 50 pF	Units
		(Note 18)	Тур	Gua	ranteed Minimum	
S	Setup Time, HIGH or LOW	5.0	0	3.0	3.0	20
	D <sub>n</sub> to LE	5.0	0	3.0	5.0	ns
н	Hold Time, HIGH or LOW	5.0	0	1.5	1.5	ns
	D <sub>n</sub> to LE	5.0	0	1.5	1.5	115
W	LE Pulse Width, HIGH	5.0	2.0	4.0	4.0	ns
Note 18: Volta	ge Range 5.0 is 5.0V ± 0.5V					

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	42.0	pF	$V_{CC} = 5.0V$

## **FACT Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:


Hewlett Packard Model 8180A Word Generator

PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500 $\Omega$ .
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and affect the results of the measurement.
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.



Note 19:  $V_{OHV}$  and  $V_{OLP}$  are measured with respect to ground reference. Note 20: Input pulses have the following characteristics:  $f = 1 \text{ MHz}, t_r = 3 \text{ ns}, t_f = 3 \text{ ns}, \text{skew} < 150 \text{ ps}.$ 

FIGURE 1. Quiet Output Noise Voltage Waveforms

 $V_{OLP}/V_{OLV}$  and  $V_{OHP}/V_{OHV}$ :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50 $\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during the worst case transition for active and enable. Measure V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

V<sub>ILD</sub> and V<sub>IHD</sub>:

- Monitor one of the switching outputs using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>ILD</sub>.
- Next decrease the input HIGH voltage level, V<sub>IH</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.

Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.






FIGURE 2. Simultaneous Switching Test Circuit



# 74ACQ573 • 74ACTQ573



74ACQ573 • 74ACTQ573

